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Preface
Despite the fact that a range of limitations are beginning to appear as CMOS technology
is being raised to ever higher levels of perfection, it is anticipated that silicon will be the
dominant material of the semiconductor industry for at least the ﬁrst half of the 21st century.
The forecast for microelectronics development updated in 2008 by SIA (Semiconductor In-
dustry Association) reaches ahead to the years 2016–2022. Unfortunately, comparison with
former SIA forecasts indicates that in certain aspects they become less aggressive (that is
less optimistic) with time.
While the development of silicon microelectronics in the past could be attributed mostly
to the reduction of the feature size (progress in lithography), today it relies more on new
material (SOI, SON, SiGe or SiC) and architecture (ultra-thin body, double-gate, multiple-
gate) solutions. The combination of this trend with continuous miniaturization provides the
opportunity of improving IC functionality and speed of operation.
Telecommunications and information technology are arguably the most powerful drivers
behind microelectronics product development nowadays. Plenty of new applications are
being created for fast analog and RF circuits, as well as for information processing ones. It
is clear that with the anticipated peak fmax = 425 GHz and fT = 395 GHz to be reached
by RF SiGe-base bipolar transistors in 2014, according to the 2008 update of ITRS, a lot of
eﬀorts must be put into the development of appropriate material, processing, characterization
and modeling. While progress in the bipolar technology is impressive, the increase of
MOSFET speed is even more so. The same issue of ITRS predicts on-chip clock of ∼14 GHz
for 2022.
High-speed isn’t, however, everything. Portable wireless products push, for obvious rea-
sons, for low-power solutions. This trend requires new architectural solutions (e.g., channel
thinning), and in consequence, new materials, such as SOI (or its possible successor SON –
silicon-on-nothing), where current driveability is considerably higher than in conventional
MOSFETs.
In this issue the Reader will ﬁnd papers devoted to the history of semiconductors, charging
eﬀects at the interfaces between high-k dielectrics and SiO2, the inﬂuence of ﬂuorine on
the quality of the Si-SiO2 interface, large-signal RF modeling, as well as modeling and
simulation of heterogeneous systems.
Wireless applications in challenging environments require improved modulation schemes and
signal processing. One example is dealing with frequency oﬀset and phase noise in orthog-
onal frequency division multiplexing (OFDM) systems. In a novel scheme the frequency
oﬀset is ﬁrst estimated using an autocorrelation method, and then reﬁned by applying an
iterative phase correction by means of pilot-based Wiener ﬁltering; the method was tested
in a multipath indoor environment.
The next study devoted to radio systems included in this issue found that use of chaotic
spreading sequence in a multicarrier code division multiple access system (MC-CDMA) to
spread spectrum and estimate the transmission channel system signiﬁcantly outperforms the
Walsh-Hadamard code spreading in MC-CDMA system with respect to channel identiﬁcation.
The proposed scheme uses a chaotic sequence generated by a logistic map as a training signal
and estimate channel parameters according to dynamics of the chaotic sequence.
Global satellite-based positioning systems enable to build new telematic systems for applica-
tions and services in many branches of economy, in particular applied to mobile objects like
vehicles, called mobile telematic services. A paper include in this issue presents features of
such services, with a special emphasis on services foreseen in Galileo satellite positioning
system, including a necessity of complementary communications between a positioned object
and related surroundings.
In the age of fast internet, core and metro networks widely employ wavelength division
multiplexing (WDM) in optical ﬁber transmission to satisfy the growing need for bandwidth.
While capacity of WDM networks is adequate, failure (e.g., a cable cut) potentially leads to
enormous data and revenue loss, and protection is one of the key techniques used in “sur-
vivable” WDM networks. The study compares the performance of protection schemes such
as dedicated path protection (DPP), shared path protection (SPP) and shared link protec-
tion (SLP), taking into account capacity utilization, switching time and blocking probability.
The last subject covered is diﬀerent: optimization of the multi-threaded interval algorithm
for the Pareto-set computation, and the possibility of applying interval methods to seek the
Pareto-front of a multicriterial nonlinear problem. An eﬃcient algorithm has been proposed
and tested before, the current paper presents its optimization in order to increase the speedup
of multi-threaded variant, and to extend the algorithm to compute not only the Pareto-front
(in the criteria space), but also the Pareto-set (in the decision space).
We hope the Readers will ﬁnd this issue of the Journal of Telecommunications and Infor-
mation Technology useful and interesting.
Andrzej Jakubowski
Lidia Łukasiak
Guest Editors
Paweł Szczepański
Editor-in-Chief
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Abstract—The history of semiconductors is presented begin-
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1. Introduction
There is no doubt that semiconductors changed the world
beyond anything that could have been imagined before
them. Although people have probably always needed to
communicate and process data, it is thanks to the semicon-
ductors that these two important tasks have become easy
and take up infinitely less time than, e.g., at the time of
vacuum tubes.
The history of semiconductors is long and complicated.
Obviously, one cannot expect it to fit one short paper.
Given this limitation the authors concentrated on the facts
they considered the most important and this choice is never
fully impartial. Therefore, we apologize in advance to all
those Readers who will find that some vital moments of
the semiconductor history are missing in this paper.
The rest of this paper is organized in four sections devoted
to early history of semiconductors, theory of their opera-
tion, the actual devices and a short summary.
2. Early History of Semiconductors
According to G. Busch [1] the term “semiconducting” was
used for the first time by Alessandro Volta in 1782. The
first documented observation of a semiconductor effect is
that of Michael Faraday (1833), who noticed that the resis-
tance of silver sulfide decreased with temperature, which
was different than the dependence observed in metals [2].
An extensive quantitative analysis of the temperature de-
pendence of the electrical conductivity of Ag2S and Cu2S
was published in 1851 by Johann Hittorf [1].
For some years to come the history of semiconductors fo-
cused around two important properties, i.e., rectification of
metal-semiconductor junction and sensitivity of semicon-
ductors to light and is briefly described in Subsections 2.1
and 2.2.
2.1. Rectification
In 1874 Karl Ferdinand Braun observed conduction and
rectification in metal sulfides probed with a metal point
(whisker) [3]. Although Braun’s discovery was not imme-
diately appreciated, later it played a significant role in the
development of the radio and detection of microwave ra-
diation in WWII radar systems [4] (in 1909 Braun shared
a Nobel Prize in physics with Marconi). In 1874 rectifica-
tion was observed by Arthur Schuster in a circuit made of
copper wires bound by screws [4]. Schuster noticed that
the effect appeared only after the circuit was not used for
some time. As soon as he cleaned the ends of the wires
(that is removed copper oxide), the rectification was gone.
In this way he discovered copper oxide as a new semicon-
ductor [5]. In 1929 Walter Schottky experimentally con-
firmed the presence of a barrier in a metal-semiconductor
junction [5].
2.2. Photoconductivity and Photovoltaics
In 1839 Alexander Edmund Becquerel (the father of a great
scientist Henri Becquerel) discovered the photovoltaic ef-
fect at a junction between a semiconductor and an elec-
trolyte [6]. The photoconductivity in solids was discovered
by Willoughby Smith in 1873 during his work on subma-
rine cable testing that required reliable resistors with high
resistance [7]. Smith experimented with selenium resistors
and observed that light caused a dramatic decrease of their
resistance. Adams and Day were the first to discover the
photovoltaic effect in a solid material (1876). They noticed
that the presence of light could change the direction of the
current flowing through the selenium connected to a bat-
tery [8]. The first working solar cell was constructed by
Charles Fritts in 1883. It consisted of a metal plate and
a thin layer of selenium covered with a very thin layer of
gold [8]. The efficiency of this cell was below 1% [9].
3. Theory
In 1878 Edwin Herbert Hall discovered that charge carri-
ers in solids are deflected in magnetic field (Hall effect).
This phenomenon was later used to study the properties
of semiconductors [10]. Shortly after the discovery of the
electron by J. J. Thomson several scientists proposed theo-
ries of electron-based conduction in metals. The theory of
Eduard Riecke (1899) is particularly interesting, because he
assumed the presence of both negative and positive charge
carriers with different concentrations and mobilities [1].
Around 1908 Karl Baedeker observed the dependence of
the conductivity of copper iodide on the stoichiometry (io-
dine content). He also measured the Hall effect in this ma-
terial, which indicated carriers with positive charge [1]. In
1914 Johan Koenigsberger divided solid-state materials into
three groups with respected to their conductivity: metals,
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insulators and “variable conductors” [1]. In 1928 Ferdinand
Bloch developed the theory of electrons in lattices [10]. In
1930 Bernhard Gudden reported that the observed proper-
ties of semiconductors were due exclusively to the presence
of impurities and that chemically pure semiconductor did
not exist [1].
Fig. 1. Alan Wilson’s theory of bands in solids.
In 1930 Rudolf Peierls presented the concept of forbid-
den gaps that was applied to realistic solids by Brillouin
the same year. Also in 1930 Kronig and Penney developed
a simple, analytical model of periodic potential. In 1931
Alan Wilson developed the band theory of solids based
on the idea of empty and filled energy bands (Fig. 1).
Wilson also confirmed that the conductivity of semiconduc-
tors was due to impurities [10]. In the same year Heisen-
berg developed the concept of hole (which was implicit in
the works of Rudolf Peierls [10]). In 1938 Walter Schot-
tky and Neville F. Mott (Nobel Prize in 1977) indepen-
dently developed models of the potential barrier and cur-
rent flow through a metal-semiconductor junction. A year
later Schottky improved his model including the presence
of space charge. In 1938 Boris Davydov presented a the-
ory of a copper-oxide rectifier including the presence of
a p-n junction in the oxide, excess carriers and recom-
bination. He also understood the importance of surface
states [11]. In 1942 Hans Bethe developed the theory of
thermionic emission (Nobel Prize in 1967).
4. Devices
4.1. Point-Contact Rectifiers
In 1904 J. C. Bose obtained a patent for PbS point-contact
rectifiers [12]. G. Pickard was the first to show that sili-
con point-contact rectifiers were useful in detection of ra-
dio waves (patent in 1906) [10]. The selenium and copper
oxide rectifiers were developed, respectively, in 1925 by
E. Presser and 1926 by L. O. Grondahl [10]. The sele-
nium rectifiers were heavily used in the WWII in military
communications and radar equipment [10].
4.2. The p-n Junction
During his work on the detection of radio waves Russel
Ohl realized that the problems with cat’s whisker detectors
were caused by bad quality of the semiconductor. There-
fore he melted the silicon in quartz tubes and then let it
cool down. The obtained material was still polycrystalline
but the electrical tests demonstrated that the properties were
much more uniform. Ohl identified the impurities that cre-
ated the p-n junction that he accidentally obtained during
his technological experiments. He held four patents on sil-
icon detectors and p-n junction [13].
4.3. Bipolar Transistor
In 1945 William Shockley put forward a concept of a semi-
conductor amplifier operating by means of the field-effect
principle. The idea was that the application of a transverse
electric field would change the conductance of a semi-
conductor layer. Unfortunately this effect was not ob-
served experimentally. John Bardeen thought that this was
due to surface states screening the bulk of the material
from the field (Fig. 2). His surface-theory was published
in 1947 [14].
Fig. 2. The idea of surface states.
While working on the field-effect devices, in December
1947 John Bardeen and Walter Brattain built a germanium
point-contact transistor (Fig. 3) and demonstrated that this
device exhibited a power gain. There was, however, an
uncertainty concerning the mechanism responsible for the
transistor action [13]. Bardeen and Brattain were convinced
that surface-related phenomena had the dominant role in the
operation of the new device while Shockley favoured bulk
conduction of minority carriers. About one month later he
developed a theory of a p-n junction and a junction tran-
sistor [15]. Shockley, Bardeen and Brattain received the
Nobel Prize in physics in 1956 (John Bardeen received an-
other one in 1972 for his theory of superconductivity). In
February 1948 John Shive demonstrated a correctly oper-
ating point-contact transistor with the emitter and collector
placed on the opposite sides of a very thin slice of ger-
manium (0.01 cm). This configuration indicated that the
conduction was indeed taking place in the bulk, not along
the surface (the distance between the emitter and collec-
tor along the surface would be much longer) [15]. It was
only then that Shockley presented his theory of transistor
operation to the coworkers [15], [16].
It is worth remembering that the crucial properties of
semiconductors at the time were “structure sensitive”
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(as Bardeen put it in [14]), that is they were strongly de-
pendent on the purity of the sample. The semiconduc-
tor material with which Bardeen and Brattain worked was
prepared using a technique developed by Gordon K. Teal
and John B. Little based on the Czochralski method. The
crystal was then purified using the zone refining method
proposed by William G. Pfann [11].
Fig. 3. The first point-contact transistor [16].
Point-contact transistors were the first to be produced, but
they were extremely unstable and the electrical charac-
teristics were hard to control. The first grown junction
transistors were manufactured in 1952. They were much
better when compared to their point-contact predecessor,
but the production was much more difficult. As a result
of a complicated doping procedure the grown crystal con-
sisted of three regions forming an n-p-n structure. It had
to be cut into individual devices and contacts had to be
made. The process was difficult and could not be auto-
mated easily. Moreover, a lot of semiconductor material
was wasted. In 1952 alloyed junction transistor was re-
ported (two pellets of indium were alloyed on the opposite
sides of a slice of silicon). Its production was simpler and
less material-consuming and could be automated at least
partially. The obtained base width was around 10 µm,
which let the device operate up to a few MHz only. The
first diffused Ge transistor (diffusion was used to form the
base region, while the emitter was alloyed) with a charac-
teristic “mesa” shape was reported in 1954. The base width
was 1 µm and the cut-off frequency 500 MHz. It was gener-
ally understood that for most applications silicon transistors
would be better than germanium ones due to lower reverse
currents. The first commercially available silicon devices
(grown junction) were manufactured in 1954 by Gordon
Teal. The first diffused Si transistor appeared in 1955. To
reduce the resistivity of the collector that limited the op-
eration speed without lowering the breakdown voltage too
much John Early thought of a collector consisting of two
layers, i.e., high-resistivity one on top of a highly doped
one. A transistor with epitaxial layer added was reported
in 1960. In the same year Jean Hoerni proposed the pla-
nar transistor (both base and emitter regions diffused). The
oxide that served as a mask was not removed and acted as
a passivating layer [15].
Further improvement of speed was proposed by Herbert
Kroemer. A built-in electric field could be introduced into
the base by means of graded doping. Another way of in-
troducing the electric field in the base he thought of was
grading the composition of the semiconductor material it-
self, which resulted in graded band gap. This heterostruc-
ture concept could not be put to practice easily because of
fabrication problems [17].
4.4. Integrated Circuit
The transistor was much more reliable, worked faster
and generated less heat when compared to the vacuum
tubes [18]. Thus it was anticipated that large systems could
be built using these devices. The distance between them
had, however, to be as short as possible to minimize delays
caused by interconnects. In 1958 Jack Kilby demonstrated
the first integrated circuit where several devices were fab-
ricated in one silicon substrate and connected by means
of wire bonding. Kilby realized that this would be a dis-
advantage therefore in his patent he proposed formation
of interconnects by means of deposition of aluminum on
a layer of SiO2 covering the semiconductor material [15].
This has been achieved independently by Robert Noyce in
1959. In 2000 Jack Kilby received a Noble Prize in physics
for his achievements.
4.5. Tunnel Diode
Leo Esaki studied heavily doped junctions to find out how
high the base of a bipolar transistor could be doped before
the injection at the emitter junction became inadequate. He
was aware that in very narrow junctions tunneling could
take place. He obtained the first Ge tunneling diode in
1957 and a silicon one in 1958. Esaki’s presentation at the
International Conference of Solid State Physics in Electrons
and Telecommunications in 1958 was highly appreciated by
Shockley [19]. Unfortunately, Shockley exhibited a com-
plete lack of interest when Robert Noyce came to him to
present his idea of a tunnel diode two years earlier. As a re-
sult Noyce moved to other projects [20]. The tunnel diode
was extremely resistant to the environmental conditions due
to the fact that conduction was not based on minority carri-
ers or thermal effects. Moreover, its switching times were
much shorter than those of the transistor. Leo Esaki re-
ceived a Nobel Prize in physics in 1973 for his work on
tunneling and superlattices [21], [22].
4.6. Metal-Oxide-Semiconductor Field-Effect Transistor
(MOSFET)
In 1930 and 1933 Julius Lilienfeld obtained patents for de-
vices resembling today’s MESFET and MOSFET, respec-
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tively. In 1934 Oskar Heil applied for a patent for his
theoretical work on capacitive control in field-effect tran-
sistors [3].
The first bipolar transistors were quite unreliable be-
cause semiconductor surface was not properly passivated.
A group directed by M. M. Atalla worked on this problem
and found out that a layer of silicon dioxide could be the
answer [23]. During the course of this work a new con-
cept of a field-effect transistor was developed and the actual
device manufactured [24]. Unfortunately, the device could
not match the performance of bipolar transistors at the time
and was largely forgotten [15]. Several years before Bell
Laboratories demonstrated an MOS transistor Paul Weimer
and Torkel Wallmark of RCA did work on such devices.
Weimer made transistors of cadmium sulfide and cadmium
selenide [11]. In 1963 Steven Hofstein and Fredric Heiman
published a paper on a silicon MOSFET [25] (Fig. 4). In
the same year the first CMOS circuit was proposed by Frank
Wanlass [26]. In 1970 Willard Boyle and George Smith
presented the concept of charge-coupled devices (CCD) –
a semiconductor equivalent of magnetic bubbles [27]. Both
scientists received a Nobel Prize in physics in 2009 for
their work on CCD.
Fig. 4. A cross section of a metal-oxide-semiconductor transistor.
Early MOSFETs had aluminum gate. Development of
a poly-Si gate [28] led to a self-aligned device, where the
gate itself constitutes the mask for source and drain diffu-
sion. In this way parasitic gate-to-source and gate-to-drain
capacitances associated with gate overlap could be con-
trolled. Since polysilicon had relatively high resistance,
gates made of silicides of refractory metals were proposed
(e.g., [29], [30]).
Reduction of the size of the device led to the so-called
short-channel effects (SCE) including threshold voltage
roll-off and drain-induced barrier lowering. The ways to
cope with this problem include a reduction of the depth
of source and drain [31] combined with efforts to avoid
increased resistance (e.g., lightly doped drain [32], ele-
vated source/drain (S/D) [33] or possibly Schottky bar-
rier S/D [34]). Threshold voltage and punchthrough are
controlled by means of the appropriate doping profile of the
channel that makes it possible to maintain relatively good
surface mobility (e.g., [35]). Short-channel effects are con-
siderably reduced when gate oxide is thin. As a result of
decreased thickness, gate leakage current obviously grows,
increasing power consumption of the entire chip, which is
an undesirable effect for battery-powered mobile systems.
It is estimated that gate leakage current increases approxi-
mately 30 times every technology generation, as opposed to
3–5 times increase of channel leakage current [36]. Apart
from leakage current, the reduction of gate-oxide thickness
increases the susceptibility of the device to boron penetra-
tion from the poly-Si gate into the channel. A number of
different high-k materials are extensively investigated.
Fig. 5. A cross section of a SOI MOSFET.
Fig. 6. Mutigate transistors: (a) double gate; (b) FinFET; (c) sur-
rounding gate.
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An interesting extension of the classical bulk MOSFET is
silicon-on-insulator (SOI) – see Fig. 5 [37]. The advantage
of SOI is the ease of electrical isolation of a device from
the rest of the integrated circuit, which increases packing
density. Moreover, the area of source and drain junctions
is significantly reduced, thus decreasing parasitic capaci-
tances. Finally, the depletion width is limited by the Si
body thickness, therefore it is widely believed that SOI
helps reduce short channel effects unless source-to-drain
coupling through channel and BOX cannot be neglected.
The properties of SOI devices are improved with the re-
duction of body thickness. It is believed that fully depleted
ultra-thin-body SOI (FD UTB SOI) is one of the best scal-
ing solutions. Due to excellent gate control of the channel
these devices may be undoped or very lightly doped. In
this way mobility is not degraded and threshold voltage
is less dependent on the fluctuations of doping concentra-
tion [38]. Another advantage of SOI is that it facilitates
development of new device concepts [39] (Fig. 6), but this
is another story.
4.7. Semiconductor Lasers
Semiconductors are widely used for emission and detection
of radiation. The first report on light emitted by a semicon-
ductor appeared in 1907 in a note by H. J. Round. Funda-
mental work in this area was conducted, among other, by
Losev. A very interesting description of the development
of light-emitting diodes may be found in [40] while the
history of photovoltaics is discussed in [8]. In this section
only semiconductor lasers are mentioned briefly.
The first semiconductor lasers were developed around 1962
by four American research teams [41]. Further research in
this area went in two directions, i.e., wider spectrum of
materials to obtain wider wavelength range and concepts
of new device structures. Herbert Kroemer and Zhores
Alferov have independently come up with the idea that
semiconductor lasers should be built on heterostructures.
Zhores Alferov was a member of the team that created
the first Soviet p-n junction transistor in 1953. He was
directly involved in research aimed at development of spe-
cialized semiconductor devices for Russian nuclear sub-
marines. The matter was of such importance for the Soviet
authorities that he used to receive phone calls from very
high government officials who wanted the work done faster.
To fulfill those requests Alferov had to move to the lab
and literally live there [42]. Later he worked on power
devices and became familiar with p-i-n and p-n-n struc-
tures. When the first report on semiconductor lasers ap-
peared, he realized that double heterostructures of the
p-i-n type should be used in these devices [41]. He ob-
tained the first practical heterostructure devices and the
first heterostructure laser [42]. In 2000 Alferov and Kroe-
mer (mentioned in Subsection 4.4) received a Nobel Prize
in physics for their achievements in the area of semicon-
ductor heterostructures used in high-speed- and optoelec-
tronics.
Significant progress in semiconductor lasers is associated,
among other, with the use of quantum wells and new ma-
terials, especially gallium nitride.
5. Summary
Silicon may be considered as the information carrier of
our times. In the history of information there were two
revolutions (approximately 500 years apart). The first was
that of Johan Gutenberg who made information available to
many, the other is the invention of the transistor. Currently
the global amount of information doubles every year. Many
things we are taking for granted (such as, e.g., computers,
Internet and mobile phones) would not be possible without
silicon microelectronics. Electronic circuits are also present
in cars, home appliances, machinery, etc. Optoelectronic
devices are equally important in everyday life, e.g., fiber-
optic communications for data transfer, data storage (CD
and DVD recorders), digital cameras, etc.
Since the beginning of semiconductor electronics the num-
ber of transistors in an integrated circuit has been increasing
exponentially with time. This trend had been first noticed
by Gordon Moore [43] and is called Moore’s law. This law
is illustrated in Fig. 7, where the number of transistors in
successive Intel processors is plotted as a function of time
(data after [44]).
Fig. 7. Number of transistors in successive Intel processors as
a function of time (data after [44]).
Even though the bipolar technology was largely replaced
by CMOS (more than 90 percent of integrated circuits are
manufactured in CMOS technology), Moore’s law is still
true in many aspects of the development trends of silicon
microelectronics (obviously, with the appropriate time con-
stant). The MOS transistor has been improved countless
times but above everything else it has been miniaturized
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Fig. 8. Feature size as a function of time (data after [45]).
beyond imagination. The reduction of the feature size, pre-
sented in Fig. 8, is more or less exponential. The number
of transistors produced per year and the average price are
shown as a function of time in Fig. 9 (again the change is
exponential). It is being anticipated that in 2010 approx-
imately one billion transistors will be produced for every
person living on the Earth.
Fig. 9. Number of transistors produced per year and transistor
price as a function of time (data after [46]).
We are pretty sure the future still holds a few surprises.
Extensive research is being carried out on graphene, organic
electronics, quantum devices, microsystems, integration of
silicon with other materials and many other issues, but that
is another story. . .
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Abstract—The transition regions of GdSiO/SiOx and HfO2/
SiOx interfaces have been studied with the high-k layers de-
posited on silicon substrates. The existence of transition re-
gions was verified by medium energy ion scattering (MEIS)
data and transmission electron microscopy (TEM). From
measurements of thermally stimulated current (TSC), electron
states were found in the transition region of the HfO2/SiOx
structures, exhibiting instability attributed to the flexible
structural molecular network expected to surround the trap
volumes. The investigations were focused especially on whether
the trap states belong to an agglomeration consisting of a sin-
gle charge polarity or of a dipole constellation. We found that
flat-band voltage shifts of MOS structures, that reach con-
stant values for increasing oxide thickness, cannot be taken as
unique evidence for the existence of dipole layers.
Keywords—defects, dielectrics, high-k, metal oxide semicon-
ductor.
1. Introduction
The gate function of future metal oxide semiconductor
(MOS) transistors has attracted a large scientific commu-
nity to an expedition into the periodic system for tracking
the Dielectric Grail. Wanted is a material with accept-
able energy offset values, ∆E , between the energy bands
of the dielectric and the silicon crystal while, in addition,
having a high enough dielectric constant, k. Yet, to ful-
fill the demands of low current leakage and high capac-
itive coupling between gate metal and transistor channel,
the crucial property is the product k× ∆E of these two
quantities [1]. So far, for CMOS applications most of the
efforts have been limited to metal oxides. The change from
the extremely well mastered thermal SiO2 material, to an
oxide based on metals among the transition or rare earth
series, has disclosed obstacles that were unnoticeable for
traditional technology. Beside the problems of chemical
stability between these new “high-k” oxides and the silicon
substrate, crystallization, sensitivity to humid environment,
higher concentrations of oxide traps and interface states are
properties, not uncommon among these materials. Driven
by technology, this has given rise to needs for understand-
ing their microscopic properties from chemical, physical
and electrical point of view.
A common attribute of high-k oxide films deposited on
silicon is the occurrence of an SiOx interlayer between
the high-k material and the silicon crystal. This evokes in-
terface electron state properties similar to those at thermal
SiO2/Si interfaces [2], [3]. Even if the interlayer lowers the
effective k value of the film, it often gives better conditions
for a transistor channel than those offered by a direct inter-
face due to lower charge carrier scattering by the former.
However, it must be paid for by an extra interface occur-
ring between SiOx and the high-k material [4]. As the total
physical thickness of the film is in the range of 5 nm or
smaller, on this length scale the transition from SiOx to the
high-k material can hardly be considered abrupt. It is found
to include a transition region with undefined stoichiometry
and thus with possible structural instabilities [5]–[11]. Re-
cently, the occurrence of traps either singular or in dipole
configurations have been noticed as the potential origin of
charge sources decreasing the quality of presumptive gate
insulators [11]–[16]. In the present paper, we will describe
the physical and electrical properties of transition regions
at GdSiO/SiOx and HfO2/SiOx interfaces and demonstrate
how charge carrier traffic at such positions can be inter-
preted in order to characterize the trap properties. Based
on this reasoning, the possible existence of a dipole layer
in the transition region will be addressed.
2. Properties of Transition Regions
The dominating defect causing charge carrier traps in the
bulk of transition and rare-earth metal oxides is commonly
considered to be the oxygen vacancy. It has similar proper-
ties as the E ′ center in SiO2 and has been the object of a rich
theoretical [15], [16] and experimental [10], [11] literature.
In HfO2 it has been predicted to be an amphoteric center
with four [15] or five [16] charge states ranging from dou-
ble donor to double acceptor behavior with the latter states
positioned in the range 1–2 eV from the HfO2 conduction
band edge. Furthermore, the double acceptor level is ar-
gued to be connected with large lattice relaxation [16]. It
has even been proposed that the double negatively charged
energy level falls below the single negatively charged level,
thus exhibiting negative-U property [17]. These trap prop-
erties will be further discussed below in relation to the
results from electrical measurements.
As one example of the complex high-k oxide/SiOx inter-
face, we will discuss data from GdSiO. This dielectric was
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Fig. 1. MEIS data for samples with GdSiO evaporated on top
of a 4 nm thermal oxide: (a) as deposited and (b) after RTA at
900◦C for 1 s.
prepared by evaporating Gd2O3 on a 4 nm thick thermal
SiO2 layer on silicon [18]–[21]. The double layer was
partly transformed into GdSiO by rapid thermal anneal
(RTA) for 1 s at 900◦C. The depth distribution of elements
before and after the thermal anneal is shown by medium
energy ion scattering (MEIS) data in Fig. 1. A steeply de-
creasing silicon concentration from the silicon side into the
oxide directly after deposition (Fig. 1(a)), reflects a com-
plicated diffusion process taking place already at this stage.
At the 10 nm mark, the concentration of oxygen is a factor
of 2 higher than the concentration of silicon. This indicates
a reminiscence of SiO2 which quickly becomes a suboxide
at larger distances from this interface, where a nearly stoi-
chiometric Gd2O3 takes over. The extremely high gradient
of Si at the 10 nm point would be expected to stage struc-
tural instability. After the RTA at 900◦C, silicon has pen-
etrated the whole oxide layer (Fig. 1(b)) creating a GdSiO
with varying concentration of Si. This structure has been
demonstrated to fulfill the industrial target for low standby
power, 22 nm double gate SOI transistors [18].
A second example is given by a transmission electron mi-
croscopy (TEM) picture showing the interface between
HfO2 and SiOx in Fig. 2. This sample was prepared by
reactive sputtering of Hf and O2 followed by an anneal at
800◦C for 10 min [12]. Between the white string show-
ing the SiOx layer and HfO2, appearing as a black area,
Fig. 2. TEM graph from a cross section of Si/SiOx/HfO2, where
the HfO2 layer was deposited by reactive sputtering.
a milky band is shown with a width of about 2 nm. Here,
one may expect the same type of diffusion taking place as
in the case of GdSiO above. As will be shown below, traps
formed in this region consequently have an unusual electric
behavior.
3. Charge Carrier Traffic at Transition
Regions
3.1. Energy Relations and Charge Exchange
We consider an interface between a high-k oxide and an
SiOx interlayer on silicon as schematically shown in Fig. 3.
The transition region is marked by a wide patterned band
and includes a trap level at an energy distance ∆E below
the silicon conduction band edge. A negative net charge
is present in the interlayer, such that an electric field F is
directed from the silicon crystal towards the high-k oxide.
Assuming that the thickness of the interlayer is about 1 nm,
tunneling through this layer is non-negligible and can be
described as assisted by a decay of the effective density of
states, NC, from the silicon conduction band determined by
NC exp[−x0/λ ], where x0 is the distance from the SiOx/Si
interface to the trap and λ is a damping factor. A captured
electron can be transferred into the Si bulk by a two step
process, starting with a thermally driven mechanism to the
tunneling states at the energy level of the silicon conduc-
tion band edge. As long as the electric field is high enough,
this process is followed by tunneling into the silicon con-
duction band as depicted in Fig. 3. Emitting electrons from
the trap position will lower the electric field. The system
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Fig. 3. Two step emission path of electrons captured in traps
positioned in the transition region. The first step is thermal, to
decaying states from the silicon conduction band followed by tun-
neling to the silicon.
may, therefore, reach a situation where the electric field be-
comes too low for the second transfer step to occur, which
means that the emission process stops. As the tunneling
probability is very sensitive to the magnitude of the elec-
tric field, this termination may be very abrupt as we will
see in the experimental data following.
As long as the tunneling rate dominates, the bottleneck of
this process is the thermal electron emission rate, en, from
the trap to an effective density of states decreased by the
tunneling probability
en = σnvthNC exp
(
−
x0
λ
)
exp
(
−
∆E
kBT
)
, (1)
where σn is the capture cross section representing a local
transition from the tunneling state to the trap state, vth is
the average thermal velocity of electrons in the silicon con-
duction band, kB is Boltzmann’s constant and T is absolute
temperature. As will be described in detail below, using
thermally stimulated current (TSC) technique to determine
the emission rate, the temperature is linearly increased with
time during the measurement cycle. As the electric field, F ,
decreases due to the decrease of negative charge in the SiOx
layer, the energy distance ∆E will increase. In addition, the
temperature increase will move the Fermi level in the sil-
icon bulk to deeper energy in the band gap. For a given
applied voltage across the structure, this will lower the po-
sition of the silicon conduction band edge at the SiOx/Si
interface which will increase the voltage drop across the
interlayer and tend to decrease ∆E . Assuming, as a first
order approximation, that both these processes are linear
with temperature, we write
∆E = ∆E0−αT , (2)
where ∆E0 is the energy distance between the silicon con-
duction band edge and the trap level extrapolated to T = 0 K
and α is a constant determined by the two competing pro-
cesses described above. Using Eq. (2) in (1), we get
en = σevthNC exp
(
−
∆E0
kBT
)
, (3)
where
σe = σn exp
( α
kB
)
exp
(
−
x0
λ
)
(4)
can be considered as an effective capture cross section, in-
fluenced by the changing energy level position and the tun-
neling probability. We notice that, measuring the emission
rate as a function of temperature and plotting this quantity
in an Arrhenius graph would give an activation energy cor-
responding to an extrapolation of ∆E to T = 0 K under the
assumption of linear conditions. However, this reasoning
does not take into account the properties related to local
molecular dynamics of the trap volume.
For a case like the oxygen vacancy, where the transition is
argued to be connected with a strong lattice relaxation [16],
the emission process would be influenced also by the vi-
bronic properties of the trap [21] and characterized by “hys-
teretic tunneling”, adding a simultaneous trap relaxation
and tunneling into the picture [22]. This would lead to two
additional pre-exponential factors in the expressions for the
thermal emission rate one originating from a possible ther-
mally activated σn:
σn = σ0 exp
(
−
∆U
kBT
)
, (5)
where σ0 depends on a combination of matrix elements
including electronic and atomic wave functions involved
in the process while ∆U is an activation energy originating
from the vibrational properties of the trap system [21], [23].
The second effect comes from the entropy factor [21],
[23], [24]:
Xn = exp
(∆S
kB
)
, (6)
where ∆S is the change in entropy due to the change in
vibrational frequency of the ionic part of the trap when the
electron is released. Hence, combining the effects of the
change in ∆E due to de-charging and those of a vibrating
electron-ion trap system, we find from Eqs. (1)–(6):
en = σ0 exp
(
−
∆U
kBT
)
exp
(∆S
kB
)
exp
( α
kB
)
×exp
(
−
x0
λ
)
vthNC exp
(
−
∆H0
kBT
)
, (7)
where the activation energy now is represented by an
enthalpy, ∆H0 = ∆E0 + ∆ST , including the heat, ∆ST ,
stored by the local vibrational modes [21], [23], [24].
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For this case the first factors in Eq. (7) make up an “effec-
tive” capture cross section, σe, which would be obtained
from an Arrhenius plot of the thermal emission rate, en:
σe = σ0 exp
(
−
∆U
kBT
)
exp
(∆S
kB
)
exp
( α
kB
)
exp
(
−
x0
λ
)
. (8)
As will be shown below, TSC results demonstrate in-
stabilities among the traps investigated in the HfO2/SiOx
transition region. This is most probably originating from
restructuring of the molecular arrangement around the trap
volume, thus changing the matrix elements for charge car-
rier transition involved in σ0 as well as quantities of the
vibrational properties reflected by ∆U , ∆S, and ∆H0 in
Eqs. (7) and (8).
3.2. Thermally Stimulated Current
When measuring TSC from traps in a MOS system [12],
the sample is first brought into accumulation at room tem-
perature followed by a temperature decrease to about 50 K.
During this procedure, traps at the interface and in the ox-
ide are filled by charge carriers. At the low temperature
point, the system is biased into deep depletion and a tem-
perature increase, linear as a function of time, is applied.
For an n-type semiconductor this gate bias is negative. As
long as the temperature is lower than about 200 K and the
total scanning time up to that temperature is shorter than
Fig. 4. (a) Theoretical plot of thermally stimulated current for
an activation energy of 0.13 eV, an effective capture cross sec-
tion of 10−24 cm2 and a temperature scan rate of 20 K/minute.
(b) The integral factor in Eq. (9) as a function of temperature.
This function is close to 1 for the initial part of the curve in (a).
about 10 min, it should be noticed that, due to the low
temperature, an extremely low concentration of holes is
expected in the valence band of the silicon crystal. There-
fore, all de-charging processes observed as a TSC can be
expected to originate from electron exchange at the insula-
tor/silicon interface. The current created by emitted elec-
trons is expressed by [12]
i(T ) =
Cox
CS +Cox
qNT en exp
[
−
T1∫
T0
β en(u)dU
]
, (9)
where Cox and Cs are the capacitances of the oxide and
the depleted semiconductor, respectively, NT is the surface
concentration of captured carriers and β is the scanning
rate of the temperature, linear in time, t, such that T = β t.
The function given by Eq. (9) is plotted in Fig. 4(a) for
an activation energy of 0.13 eV and an effective capture
cross section of 10−24 cm2. Using the rather complicated
expression in Eq. (8) for parameter extraction from exper-
imental data is not practical. However, calculating the in-
tegral factor in this equation as a function of temperature,
for the same input data as used above, one finds the graph
shown in Fig. 4(b). It is noticed that the integral takes
a value close to 1 for the initial part of the TSC curve in
Fig. 4(a). Furthermore, as Cox ≫Cs for the deep depletion
conditions used in the experiment, this part of the experi-
mental data is proportional to the thermal emission rate en.
Estimating the total concentration, NT , of trap levels from
the area under the TSC peak, therefore, gives a possibil-
ity to find effective capture cross sections from Arrhenius
plots of en [12].
3.3. Experimental TSC Results on the HfO2/SiOx
Interface
Figure 5 shows experimental TSC data from electron emis-
sion at the transition region of an MOS capacitor with an
Al/HfO2/SiOx/Si structure like the one shown by TEM in
Fig. 2. Two important features can be observed in Fig. 5:
1) repeated measurement gives a different TSC peak po-
sition on the temperature scale;
2) the TSC curves are terminated before they reach
the maximum point of the theoretical curves (solid
curves) fitted to the experimental data.
These results are typical and occur for a large majority of
the present samples with HfO2 prepared by reactive sputter-
ing as well as for samples prepared by atomic layer depo-
sition (ALD) [25]. The observation (1), reveals an instabil-
ity of the traps as mentioned above in relation to Eq. (9).
Such instability after voltage stress under similar condi-
tions as in the present experiment, was observed also by
Bersuker et al. in [10]. The observation (2), can be inter-
preted as a result of the tunneling process involved in the
electron emission. During the emission process, the nega-
tive charge in the transition region, born by the captured
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Fig. 5. Experimental TSC data (points) for MOS structures with
HfO2 prepared by reactive sputtering compared with theoretical
calculations (solid curves) calculated from Eq. (9). Repeated mea-
surement gave rise to a shift of the TSC peak along the temper-
ature axis, reflecting structural changes of the emitting electron
traps. The activation energy for the curves A and B is 0.13 eV
and 0.16 eV, respectively, and the corresponding capture cross
sections are 6 ·10−22 cm2 and 9 ·10−21 cm2, respectively.
electrons, will decrease. This will decrease the electric field
driving the tunneling until the field strength is too weak for
continued emission. As the tunneling probability is very
sensitive to a change in electric field, the TSC will get an
abrupt termination as shown for the two curves in Fig. 5.
4. Single Charge Versus Dipole Charge
The recent increasing interest in the properties of high-k/
SiOx transition layers includes novel ideas about a pos-
sible occurrence of closely separated charge planes with
different polarities within this region [13]. It has been de-
scribed as dipole planes occurring as a result of oxygen
transfer across the interface between the high-k and the
SiOx material [14]. According to an idea proposed in [14],
such transition would take place from the material with the
highest surface density of oxygen atoms to that with lower
density. For transition metal oxides, like HfO2, this would
imply that oxygen is transferred from this material into
SiOx, creating interstitials and leaving oxygen vacancies
behind. As the relation between oxygen surface densities
of rare-earth metal oxides, like Gd2O3 and SiOx is the op-
posite, such transfer would instead go from the SiOx to the
high-k side.
The influence of a single negative charge and a dipole
surface on the conduction band relations for the metal/
HfO2/SiOx/n-type Si structure is depicted in Fig. 6. The
geometries are shown in Fig. 6(a), while Fig. 6(b) and
Fig. 6(c) show the charge relations and the conduction band
relations for an open circuit case and a short circuit case,
respectively. In order to demonstrate the specific influences
of these charge planes, we assume that no other charges
are present in the structure. Considering first the single
charge case in the left column of Fig. 6 for an open cir-
cuit case in Fig. 6(b), where the opposite positive charge
is assumed to exist at a long distance, the electron energy
of the whole structure is lifted in parallel in relation to
an earth plane. Short circuiting, as shown in Fig. 6(c),
will cause positive charge to appear at the metal gate and
in the depletion region occurring in the n-type semicon-
ductor. Compared with an ideal structure without charge,
an increased positive voltage, VFB, on the gate would be
needed to obtain flat-band condition for this case. Further-
more, VFB would increase linearly with increasing thickness
of the HfO2 layer.
Fig. 6. Illustration of (a) charge configuration, and conduction
band relations for (b) open circuit and (c) short circuit conditions
of a metal/high-k/SiOx/Si structure. The columns demonstrate
the conditions for a single charge plane (left) and a dipole plane
(right), respectively.
For a dipole layer at the HfO2/SiOx interface, as shown in
the right column of Fig. 6, under open-circuit conditions,
one would expect an electric field between the two charge
planes only (Fig. 6(b)). This would create a potential drop
in that domain, while constant potentials would occur out-
side the two planes separated by a voltage created inside
the dipole. Short-circuiting this structure gives rise to
a positive charge on the gate and a negative charge in
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the semiconductor, forcing the latter into accumulation con-
dition. These two charges are exactly equal and vary de-
pending on the HfO2 thickness in such a way that the sum of
the energy drops in HfO2 and in the semiconductor is con-
stant and equal to qVFB. In this case a negative VFB, equal
to the potential drop inside the dipole, is needed to obtain
flat-band conditions. However, contrary to the situation
with a single negative charge, the dipole combination would
give a VFB which is independent of the thickness of HfO2.
Such a behavior was indicated in [14] for HfOx/Six in-
terfaces.
The single charge case demonstrated by Fig. 6(a) offers
a model for straightforward explanation of the anomalous
TSC data as discussed in Section 3. The dipole case in
Fig. 6(b) likewise gives rise to an energy relation of the
conduction bands supporting electron injection into the sil-
icon and thus a TSC with similar behavior as that from
a single negative charge plane. Therefore, TSC does not
give direct information on which of these two charge con-
stellations is the source of current.
5. Discussion
In order to explain the saturating flat-band voltage and its
positive sign as observed in [12] when increasing the thick-
ness of HfO2, the idea put forward in [13] requires injec-
tion of negatively charged traps from the high-k side into
SiOx. This would give rise to a dipole directed in the op-
posite way to that discussed in relation to Fig. 6. Such
a model is not completely unproblematic. First, injecting
an oxygen ion from the HfO2 into the SiOx layer might
be expected to give rise to an interstitial, leaving behind
a vacancy in the HfO2. According to recent theoretical
results [15], [16], vacancies are amphoteric and act as
acceptors with energy levels at about 1.5 eV from the
HfO2 conduction band. They may therefore tend to be
filled by electrons from the silicon conduction band and
thus become negatively charged. On the other hand, the
donor levels connected with oxygen vacancies are expected
close to the middle of the bandgap of HfO2 and are most
probably occupied by electrons and neutral at voltages of
the flat-band values at about 0.5 V in [13]. The origin of
positive charge required on the HfO2 side, therefore, is
questionable.
A second problem with a dipole model may be the quan-
tity of charge needed to obtain VFB shifts in the range of
0.3 – 0.5 V as observed in [13]. As the thickness of the
SiOx layer normally is about 1 nm, the maximum value
for the distance between the two charge sheets of an as-
sumed dipole would be about that value. In order to achieve
a shift of 0.3 V, this requires a charge density of more
than 5 ·1015qAs cm−2. It can be compared with the charge
contained in the TSC curves of Fig. 5, which is in the
range of 1013qAs cm−2. Finally, the strongest argument for
a dipole model might be the saturating flat-band voltage.
However, this result does not uniquely lead to a dipole con-
figuration as shown in the following. Taking into account
the continuous character of the transition region, a satu-
rating VFB may result also from single charge condition.
Contrary to the assumption made in [13], the transition
from HfO2 to SiOx cannot be considered abrupt on length
scales in the range of a few nm. As noticed in Fig. 1,
the oxygen concentration increases with distance from the
silicon side due to diffusion into the silicon crystal. Simi-
lar behavior of oxygen concentration has been observed by
elastic recoil detection analysis (ERDA) studies on HfPrO
samples [26]. Therefore, it is reasonable to assume that the
concentration of oxygen vacancies decreases with distance
from the silicon side. Furthermore, assuming that thinner
HfO2 layers, due to the out-diffusion of oxygen to the sur-
face, also as observed in Fig. 1, have a lower decay of
vacancies, it is probable that they have a smaller decay in
concentration.
Fig. 7. (a) Assumed depth distribution of acceptor state volume
concentrations in the transition region for HfO2 with thicknesses
of 0.5, 1.0, 1.5 and 2.0 nm. The point x = 0 is at the HfO2
surface, while x = xh is at a reference point where SiO2 transfers
to suboxides. (b) The flat-band voltage as a function of HfO2
thickness for acceptor concentrations as shown in (a) with the
decay constant, α , varying as a function of xh as shown in the
inset of (b).
A theoretical example is shown in Fig. 7(a), where the
concentration of traps is plotted for different thicknesses as
a function of normalized distance from a defined reference
point in the transition region. Such a point could be the
one, where SiO2 transfers to suboxides. For simplicity, the
curves in Fig. 7(a) are exponential functions with decay
factors, α , decreasing with the thickness xh of HfO2, as
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shown in the inset of Fig. 7(b). Solving Poisson’s equation
for the functions in Fig. 7(a):
d2V
dx2 =−
ρ0
kε0
exp
(
−
xh− x
α
)
, (10)
whereV is electrical potential, ρ0 is the volume charge den-
sity at the reference point, xh, ε0 is the dielectric permit-
tivity of vacuum and x is distance from the HfO2 surface,
we find VFB from the potential at x = 0 as
kε0
ρ0
VFB =−α
{
xh + α
[
1− exp
(
−
xh
α
)]}
. (11)
The VFB normalized by the pre-factor in Eq. (11) is plot-
ted in Fig. 7(b) as a function of HfO2 thickness, xh. The
shape of this curve, with a tendency to saturate for increas-
ing, xh, was interpreted in [12] as a result of a dipole layer.
Figure 7(b) demonstrates that under assumptions based on
MEIS data, it is possible to obtain similar behavior from
a singly charged layer.
6. Conclusions
The theoretical TSC curves shown in Fig. 5 were calcu-
lated assuming an ensemble of electron states with one
common discrete energy level. The agreement between
the initial curvature of these graphs and the experimen-
tal data indicates that the majority of traps observed by
TSC have similar properties of their charge carrier statis-
tics and are positioned with limited spread in distance
from the silicon/SiOx interface. This excludes bulk traps
in the HfO2 as candidates and suggests a trap distribu-
tion concentrated at the HfO2/SiOx interface as depicted in
Fig. 7(a) for delivering electrons to the TSC. Also, TSC
peaks from states at the Si/SiOx interface are ruled out
by earlier experiments as they have been demonstrated to
occur at temperatures above 200 K, outside the scale of
Fig. 5 [12]. The extremely low values of capture cross sec-
tions in the range 10−26 – 10−19 cm−2, normally found by
TSC for this kind of experiments [11], [27], are explained
by the tunneling process needed for carrier injection into
the silicon substrate and the thermally activated process ex-
pected for carrier capture into oxygen vacancies [16]. Also,
taking into account the flexible structural network antici-
pated in the transition region, the shift of the TSC peaks
as shown in Fig. 5 may be assigned to the restructuring of
oxygen vacancy defects as discussed in Section 2.
The argument in [13], for the existence of a dipole plane
at the interface between HfO2 and SiO2 layers, was based
on the observation of flat-band voltage as a function of
the thickness of HfO2. It was shown that VFB saturated
to a near constant value when this thickness increases as
expected for a dipole charge and discussed above in con-
nection with Fig. 6. However, such a result is not unique
for a dipole. By assuming an oxygen vacancy distribution
in the high-k layer as estimated from MEIS data, we have
demonstrated in the present work that similar VFB depen-
dence may be the result of a single charge distribution. We
conclude, therefore, that more evidence is necessary before
the existence of a dipole layer occurring in high-k/SiOx
transition regions is confirmed.
Acknowledgment
The authors collaborate under the banner of the “High-k-
Gang” (http://www.high-k-gang.eu/). The work has bene-
fited from funding provided by the European Network of
Excellence NANOSIL within FP7 (ICT-216171).
References
[1] O. Engström, B. Raeissi, S. Hall, O. Buiu, M. C. Lemme,
H. D. B. Gottlob, P. K. Hurley, and K. Cherkaoui, “Navigation aids
in the search for future high-k dielectrics: physical and electrical
trends”, Solid-State Electron., vol. 51, iss. 4, pp. 622–626, 2007.
[2] B. Raeissi, J. Piscator, O. Engström, S. Hall, O. Buiu, M. C. Lemme,
H. D. B. Gottlob, P. K. Hurley, K. Cherkaoui, and H. J. Os-
ten, “High-k-oxide/silicon interfaces characterized by capacitance
frequency spectroscopy”, Solid-State Electron., vol. 52, iss. 9,
pp. 1274–1279, 2008.
[3] P. K. Hurley, K. Cherkaoui, E. O’Connor, M. C. Lemme,
H. D. B. Gottlob, M. Schmidt, S. Hall, Y. Lu, O. Buiu, B. Raeissi,
J. Piscator, O. Engström, and S. B. Newcomb, “Interface defects in
HfO2, LaSiOx and Gd2O3 high-k-metal-gate structures on silicon”,
J. Electrochem. Soc., vol. 155, no. 2, pp. G13–G20, 2008.
[4] M. A. Quevedo-Lopez, P. D. Kirsch, S. Krishnan, H. N. Alshareef,
J. Barnett, H. R. Harris, A. Neugroschel, F. S. Aguirre-Tostado,
B. E. Gnade, M. J. Kim, R. M. Wallace, and B. H. Lee, “Systematic
gate stack optimization to maximize mobility with HfSiON EOT
scaling”, in Proc. ESSDERC 2006 Conf., Montreux, Switzerland,
2006, pp. 113–116.
[5] G. Lucovsky, Y. Wu, H. Niimi, V. Misra, and J. C. Phillips, “Bonding
constraints and defect formation at interfaces between crystalline
silicon and advanced single layer composite gate dielectrics”, Appl.
Phys. Lett., vol. 74, no. 14, pp. 2005–2007, 1999.
[6] G. Lucovsky, J. P. Maria, and J. C. Phillips, “Interfacial strain
induced self-organization in semiconductor dielectric gate stacks.
II. Strain relief at internal dielectric interfaces between SiO2 and
alternative dielectrics”, J. Vac. Sci. Technol. B, vol. 22, iss. 4,
pp. 2097–2104, 2004.
[7] G. Lucovsky and J. C. Phillips, “Defects and defect relaxation at
internal interfaces between high-k transition metal and rare earth
dielectrics and interfacial native oxides in metal oxide semiconductor
(MOS) structures”, Thin Solid Films, vol. 486, iss. 1–2, pp. 200–204,
2005.
[8] F. Giustino, A. Bongiorna, and A. Pasquarello, “Equivalent thickness
of thin oxide interlayer in gate insulator stacks on silicon”, Appl.
Phys. Lett., vol. 86, iss. 19, pp. 192901-1--3, 2005.
[9] P. Broqvist and A. Pasquarello, “Band gaps and dielectric constants
of amorphous hafnium silicates: a first principle calculation”, Appl.
Phys. Lett., vol. 90, iss. 8, pp. 082907-1--3, 2007.
[10] G. Bersuker, C. S. Park, J. Barnett, P. S. Lysaght, P. D. Kirsch,
C. D. Young, R. Choi, B. H. Lee, B. Foran, K. van Benthem,
S. J. Pennycook, P. M. Lenahan, and J. T. Ryan, “The effect of in-
terfacial layer properties on the performance of Hf-based gate stack
devices”, J. Appl. Phys., vol. 100, p. 094108, 2006.
[11] J. T. Ryan, P. M. Lenahan, G. Bersuker, and P. Lysaght, “Electron
spin resonance observations of oxygen deficient silicon atoms in the
interfacial layer of hafnium oxide based metal-oxide-silicon struc-
tures”, Appl. Phys. Lett., vol. 90, p. 173513, 2007.
[12] B. Raeissi, Y. Y. Chen, J. Piscator, Z. H. Lai, and O. Engström,
“Electron traps at HfO2/SiOx interfaces”, in Proc. ESSDERC 2008
Conf., Edinburgh, Scotland, 2008, pp. 130–133.
[13] K. Iwamoto, Y. Kamimuta, A. Ogawa, Y. Watanabe, S. Migita,
W. Mizubayashi, Y. Morita, M. Takahashi, H. Ota, T. Nabatame,
and A. Toriumi, “Experimental evidence for the flatband voltage
shift of high-k metal-oxide-semiconductor devices due to the dipole
formation at the high-k/SiO2 interface”, Appl. Phys. Lett., vol. 92,
iss. 13, pp. 132907-1--3, 2008.
16
Charging Phenomena at the Interface Between High-k Dielectrics and SiOx Interlayers
[14] K. Kita and A. Toriumi, “Origin of electric dipoles formed at high-
k/SiO2 interface”, Appl. Phys. Lett., vol. 94, iss. 13, pp. 132902-1--3,
2009.
[15] K. Xiong, J. Robertson, M. C. Gibson, and S. J. Clark, “Defect
energy levels in HfO2 high-dielectric constant gate oxide”, Appl.
Phys. Lett., vol. 87, iss. 18, pp. 183505-1--3, 2005.
[16] J. L. Gavartin, D. Mun˜oz Ramo, A. L. Shluger, G. Bersuker, and
B. H. Lee, “Negative oxygen vacancies in HfO2 as charge traps in
high-k stacks”, Appl. Phys. Lett., vol. 89, iss. 8, pp. 082908-1--3,
2006.
[17] Y. P. Feng, A. T. Lim, and M. F. Li, ”Negative-U property of
oxygen vacancy in cubic HfO2”, Appl. Phys. Lett., vol. 87, iss. 6,
pp. 062105-1--3, 2005.
[18] H. D. B. Gottlob, M. Schmidt, A. Stefani, M. C. Lemme, H. Kurz,
I. Z. Mitrovic, W. M. Davey, S. Hall, M. Werner, P. R. Chalker,
K. Cherkaoui, P. K. Hurley, J. Piscator, O. Engström, and S. B. New-
comb, “Scaling potential and MOSFET integration of thermally sta-
ble Gd silicate dielectrics”, Microelectron. Eng., vol. 86, iss. 7–9,
pp. 1642–1645, 2009.
[19] H. D. B. Gottlob, A. Stefani, M. Schmidt, M. C. Lemme, H. Kurz,
I. Z. Mitrovic, M. Werner, W. M. Davey, S. Hall, P. R. Chalker,
K. Cherkaoui, P. K. Hurley, J. Piscator, O. Engström, and S. B. New-
comb, “Gd silicate: a high-k dielectric compatible with high temper-
ature annealing”, J. Vac. Sci. Technol. B, vol. 27, iss. 1, pp. 249–252,
2009.
[20] I. Z. Mitrovic and S. Hall, “Rare earth silicate formation – a route
towards high-k for the 22 nm node and beyond”, J. Telecommun.
Inform. Technol., no. 4, pp. 51–60, 2009.
[21] O. Engström and A. Alm, “Energy concepts of insulator-semicon-
ductor interface traps”, J. Appl. Phys., vol. 54, no. 9, pp. 5240–5244,
1983.
[22] W. B. Fowler, J. K. Rudra, M. E. Zvanut, and F. J. Fiegl, “Hystere-
sis and Franck-Condon relaxation in insulator-semiconductor tun-
nelling”, Phys. Rev. B, vol. 41, no. 12, pp. 8313–8317, 1990.
[23] O. Engström and H. G. Grimmeiss, “Vibronic states of silicon
dioxide interface traps”, Semicond. Sci. Technol., vol. 4, no. 12,
pp. 1106–1115, 1989.
[24] O. Engström, T. Gutt, and H. M. Przewłocki, “Energy concepts in-
volved in MOS characterization”, J. Telecommun. Inform. Technol.,
no. 2, pp. 86–91, 2007.
[25] M. Johansson, “Silicon device substrate and channel characteristics
influenced by interface properties”, Ph.D. thesis, Chalmers Univer-
sity of Technology, Go¨teborg, Sweden, 2005.
[26] B. Raeissi, “Charge carrier traffic at interfaces in nanoelectronic
structures”, Ph.D. thesis, Chalmers University of Technology,
Go¨teborg, Sweden, 2010.
[27] M. Y. A. Yousif, M. Johansson, and O. Engström, “Extremely small
hole capture cross sections in HfO2/HfxSiyOz/p-Si structures”, Appl.
Phys. Lett., vol. 90, iss. 20, pp. 203506-1--3, 2007.
Olof Engström received the
Ph.D. degree in solid state
physics from the University of
Lund in 1975 and was later em-
ployed by ASEA AB for re-
search on high power thyristors,
by AB Rifa for development
of MOS technology and by the
Swedish Defence Research In-
stitute for sensor research. In
1984, he came to Chalmers Uni-
versity of Technology as a Professor in solid state elec-
tronics. Between 1996 and 1999, he served as Dean of
Chalmers School of Electrical and Computer Engineering
and 1999–2002 he was the Director of the Microtechnology
Center at Chalmers (MC2). From 2003 he is back in re-
search as a Professor at the Department of Microtechnology
and Nanoscience of MC2. His present research interest is
in, high-k-materials and quantum dots and Schottky barri-
ers on silicon nanowires. In 1991, he founded Samba Sen-
sors AB, a company for production of fiberoptical pressure
sensors. He is a member of the Royal Swedish Academy
of Engineering Science, the Finnish Society of Science and
the High-k-Gang.
e-mail: olof.engstrom@chalmers.se
Chalmers University of Technology
Department of Microtechnology and Nanoscience
SE-412 96 Göteborg, Sweden
Bahman Raeissi received the
B.Sc. degree in physics from Is-
fahan University of Technology,
Isfahan, Iran, in 2002 and M.Sc.
degree in nanoscale physics and
engineering, Chalmers Univer-
sity of Technology, Göteborg,
Sweden, in 2005. He is cur-
rently a Ph.D. student at the
Department of Microtechnol-
ogy and Nanoscience (MC2),
Chalmers University of Technology. His main research
interests are fabrication and characterization of high-k di-
electrics, semiconductor wafer bonding and characteriza-
tion of quantum dots.
e-mail: bahman.raeissi@chalmers.se
Chalmers University of Technology
Department of Microtechnology and Nanoscience
SE-412 96 Göteborg, Sweden
Johan Piscator received the
M.Sc. degree and the Ph.D. de-
gree in electronic engineering
from Chalmers University of
Technology, Göteborg, Sweden,
in 2003 and 2009, respectively.
His main research interests are
fabrications and characteriza-
tion of silicon nanowires and
characterization of high-k ox-
ides for CMOS applications.
e-mail: johan.piscator@gmail.com
Chalmers University of Technology
Department of Microtechnology and Nanoscience
SE-412 96 Göteborg, Sweden
17
O. Engström, B. Raeissi, J. Piscator, I. Z. Mitrovic, S. Hall, H. D. B. Gottlob, M. Schmidt, P. K. Hurley, and K. Cherkaoui
Ivona Z. Mitrovic received the
Ph.D. degree in electronic en-
gineering from the University
of Liverpool, UK, in 2007, the
M.Sc. degree in materials sci-
ence from the University of Bel-
grade in 2002, and Dipl.-Ing.
degree in microelectronics from
the Faculty of Electronic Engi-
neering, University of Nis, Ser-
bia, Yugoslavia, in 1997. She
took part in a research project concerning BaTiO3 ceramics
(1997–2001), worked as a Research Assistant (2001–2007)
and a Research Associate at the University of Liverpool
(2000–2009). Since June 2009, she is a Lecturer in the
Solid State Electronics Research Group, Department of
Electrical Engineering and Electronics, University of Liv-
erpool. Her research interests span materials for beyond
22 nm technological node targeting energy harvesting prod-
ucts for medical, automotive and aerospace applications, as
well as emerging technologies for energy conversion and
storage.
e-mail: ivona@liverpool.ac.uk
Department of Electrical Engineering and Electronics
University of Liverpool
Brownlow Hill
Liverpool L69 3GJ, United Kingdom
Stephen Hall has been Head
of the Department of Electri-
cal Engineering and Electronics
at the University of Liverpool,
UK, from 2001 to the present
date. He has interests spanning
materials characterization, de-
vice physics and innovative de-
vice design and gate level cir-
cuits. He has over 200 confer-
ence and journal papers in the
area of silicon technology, devices and circuits. These in-
clude novel measurements and contributions to the under-
standing of MOS related interfaces and materials quality.
He has successfully designed and built novel MOS and
bipolar devices in silicon for about 20 years. More re-
cently, his work encompasses gate level circuits relating to
low voltage/low power SOI, micro-power and biologically
inspired concepts. He was Technical Programme Chair of
ESSDERC 2008, and currently sits on the Steering Com-
mittee of ESSDERC/ESSCIRC and INFOS, for which he
was vice-Chair in 2009 and is a member of the Steering
Committee from 2009.
e-mail: S.Hall@liverpool.ac.uk
Department of Electrical Engineering and Electronics
University of Liverpool
Brownlow Hill
Liverpool L69 3GJ, United Kingdom
Heinrich D. B. Gottlob re-
ceived his Dipl.-Ing. degree in
electrical engineering and in-
formation technology from the
RWTH Aachen University, Ger-
many, in 2003 and his Dr.-Ing.
degree in 2007. In 2003 he
joined AMO GmbH as R&D
engineer and he is currently
leader of the nanoelectronics
group and manager of AMO’s
nanotechnology lab AMICA. Research topics include novel
high-k dielectrics and metal gate stacks as well as fully de-
pleted ultrathin body and non-planar SOI devices. He is
author and co-author of more than 30 journal papers.
e-mail: gottlob@amo.de
Advanced Microelectronic Center Aachen (AMICA)
AMO GmbH
Otto-Blumenthal st 25
D-52074 Aachen, Germany
Mathias Schmidt received his
Dipl.-Ing. degree in electrical
engineering from the RWTH
Aachen University, Germany, in
2004. He is currently working
towards his Dr.Ing. degree at the
Advanced Microelectronic Cen-
ter Aachen (AMICA), AMO
GmbH Aachen. His research
topics include ultrathin body
silicon devices with planar and
non-planar channels with special respect to experimental
mobility extraction and integration of novel high-k/metal
gate stacks and strained channel materials.
e-mail: schmidt@amo.de
Advanced Microelectronic Center Aachen (AMICA)
AMO GmbH
Otto-Blumenthal st 25
D-52074 Aachen, Germany
Karim Cherkaoui received the
Ph.D. degree in 1998 from the
Institut National des Sciences
Appliquées of Lyon, France.
During his Ph.D. he gained ex-
perience in the spectroscopy of
point defects in semi-insulating
materials. In 1999 he joined the
Tyndall National Institute (for-
merly NMRC), University Col-
lege Cork, where he has estab-
lished and developed several low temperature electrical
metrology techniques. His current research interests in-
clude the process development and characterization of high
dielectric constant materials on Si and III-V materials for
future MOS devices.
18
Charging Phenomena at the Interface Between High-k Dielectrics and SiOx Interlayers
e-mail: karim.cherkaoui@tyndall.ie
Tyndall National Institute
University College Cork, Lee Maltings
Prospect Row, Cork, Ireland
Paul Hurley received his Ph.D.
(1990) and B.Eng. (1985 – first
class honors) in electronic
engineering at the University of
Liverpool, UK. He is a senior
research scientist at the Tyn-
dall National Institute, Uni-
versity College Cork, Ireland,
where his work focuses on high
dielectric constant (high-k) ma-
terials intended for use as gate level insulators in tran-
sistors for future integrated circuits. The emphasis of his
current research is the formation and characterization of
high-k films on silicon and III–V semiconductor sub-
strates. He is a member of the Technical Committee of
the Insulating Films on Semiconductors (INFOS) confer-
ence and the International Workshop on Dielectrics in Mi-
croelectronics (WoDiM). In addition to research activities,
he is a part time lecturer in the Department of Micro-
electronic Engineering at University College Cork. He has
published over eighty papers in the field of microelec-
tronics.
e-mail: paul.hurley@tyndall.ie
Tyndall National Institute
University College Cork, Lee Maltings
Prospect Row, Cork, Ireland
19
Paper Novel Method of Improving
Electrical Properties of Thin PECVD Oxide
Films by Fluorination of Silicon Surface
Region by RIE in RF CF4 Plasma
Małgorzata Kalisz, Grzegorz Głuszko, and Romuald B. Beck
Abstract—This study describes a novel technique to form good
quality low temperature oxide (< 350◦C). Low temperature
oxide was formed by N2O + SiH4:N2 plasma in a plasma en-
hanced chemical vapour deposition (PECVD) system on the
silicon surface reactively etched in CF4 plasma (RIE – reac-
tive ion etching). The fabricated oxide demonstrated excellent
(for low temperature dielectric formation process) current-
voltage (I−V ) characteristics, such as: low leakage current,
high breakdown voltage and good reliability. Experimental
results indicate that the proposed method of fluorine incorpo-
ration into the SiO2/Si inteface improves electrical parameters
of MOS structures.
Keywords—capacitance-voltage characteristics, current-voltage
characteristics, fluorine plasma, radio frequency reactive ion
etching.
1. Introduction
As semiconductor devices are scaled down to obtain
higher-performance ultra-large-scale integration (ULSI) de-
vices, the realibility of gate-oxide ﬁlms is one of the most
important issues. The downscaling of gate oxide thick-
ness improves current driving capability and reduces short-
chanel eﬀects. However, ultrathin oxide ﬁlms exhibit many
serious reliability problems, such as, time-dependent di-
electric beakdown, interface-state generation and charge
trapping (e.g., [1]). Fluorination of the gate oxide struc-
tures has been investigated as a possible candidate for so-
lution of these problems [2]–[8]. Many aspects of the
properties of ﬂuorinated oxides have already been stud-
ied. Such oxides have been found, for example, to be more
resistant to ionizing radiation [2], Fowel-Nordheim (F-N)
tunneling injection stress [1]–[3] and channel hot electron
stress [4]. Dramatic reduction of both hole-trapping proba-
bility and interface-trap generation under avalanche hole in-
jection conditions of the ﬂuorinated samples has also been
reported [6]. In [7] it has been found that the degree of
improvement is a function of ﬂuorine concentration, which
has created a pressure to obtain high concentrations of ﬂu-
orine in silicon oxide.
A number of methods of ﬂuorinated gate oxide fabrication
has been proposed, e.g., by immersing Si wafer in HF so-
lution with D.I. water rinse prior to oxidation [8], by ion
implantation of ﬂuorine atoms into poly-Si gate followed
by a high temperature drive-in [2], or by rapid thermal
processing in O2 with diluted NF3 [7].
An attractive method to fabricate high quality thin ﬂuori-
nated gate oxides is conventional plasma enhanced chemi-
cal vapour deposition (PECVD) oxide on silicon substrate
pretreated with CF4 plasma without subsequent anneal-
ing [8]. As it has already been established in [8] appli-
cation of CF4 plasma pretreatment to the silicon surface
before the PECVD gate oxide formation improved largely
almost all electrical parameters, e.g., the Qbd distribution,
the Vth value.
In our recent study, it has been reported that reactive ion
etching (RIE) in CF4 plasma is a good method to incorpo-
rate high concentrations of ﬂuorine ions into silicon surface,
thus it may be considered as yet another serious candidate
for ﬂuorination process [9].
This study, in turn, investigates the structural and electrical
characteristics of metal-oxide-semiconductor (MOS) struc-
tures with thin ﬂuorinated gate oxide prepared by means of
silicon dioxide RIE in CF4 plasma prior to the deposition
of gate oxide.
2. Experiments
In this work, two types of gate oxide fabrication methods
were compared and investigated: PECVD deposited ox-
ide (control – sample 4 in Table 1) and oxide deposited
in a conventional PECVD tool on a surface etched in
CF4 plasma (samples 1, 2, and 3 in Table 1).
The p-type, boron-doped (100)-oriented silicon wafers with
resistivity of 4–10 Ωcm were cleaned using standard pro-
cedures (SC1+SC2+HF).
Both, PECVD and RIE processes were performed in con-
ventional RF Oxford PlasmaLab Systems. First, 13 nm
thick initial PECVD oxide was deposited by at 300◦C for
30 s with RF power of 10 W. The SiO2 ﬁlm was then reac-
tively etched for 2 min in a RIE tool at room temperature
by CF4 ﬂowing at the rate of 50 ml/min. In the experiments
the RF power was set to: 80 W, 120 W and 160 W.
The complete set of experiments performed in this study is
shown in Table 1.
For all samples except of the control one, ﬂuorine dis-
tribution proﬁles and their concentration in the dielectric
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Table 1
Matrix of experiment and process parameters
Type
PECVD initial oxide reactive ion etching
Final SiO2 deposition using PECVD
of sample
in RF CF4 plasma
ﬂow of CF4 pressure time RF power temperature RF power pressure gas ﬂow rates time
[ml/min] [mTr] [min] [W] [◦C] [W] [mTr] [ml/min] [s]
1 50 200 2 80
350 10 600
N2O = 120
30
2 50 200 2 120
SiH4:N2 = 703 50 200 2 160
4 – – – –
layer have been measured by ultra low energy-secondary
ion mass spectroscopy (ULE-SIMS).
In order to use electrical characterization methods, MOS
test structures were fabricated with the layers under inves-
tigation as gate dielectrics. Aluminium was used as gate
metal and bottom electrode, allowing reliable electrical
measurements.
3. Results and Discussion
3.1. SIMS Characterization of Fluorine Content
It has already been established in [9] that reactive ion etch-
ing in ﬂuorine plasma is a good method of fabricating lay-
ers containing ﬂuorine atoms in the silicon substrate surface
region. These layers are thin (about 1.5 nm) and the con-
centration of ﬂuorine incorporated into them is very high,
with the maximum values exceeding 1019 cm−3. What is
important – the ﬂuorine incorporation in the substrate may
be controlled by RIE parameters, e.g., RF power or reactive
gas pressure.
As it has been shown in [10], the PECVD gate oxide deposi-
tion (at 300◦C) following RIE does not change the position
of this proﬁle but aﬀects the maximum of ﬂuorine concen-
tration only. As a result of the deposition of silicon dioxide
on the etched surface, the maximum of ﬂuorine concen-
tration decreases for all characterized samples fabricated
Fig. 1. SIMS proﬁles for structure consisting of silicon diox-
ide/thin ﬂuorine-rich/silicon obtained as a result of initial oxide
etching by RIE in CF4 followed by PECVD oxide formation.
within this study to about 1018 cm−3. This suggests that
due to the elevated temperature of deposition (300◦C) some
of the ﬂuorine atoms can escape from the ﬂuorinated ﬁlm.
Interestingly, the ﬂuorine concentration is still signiﬁcantly
higher (by several orders of magnitude) than that obtained
with other methods. In this way a structure consisting of
silicon dioxide/oxide ﬂuorine rich thin ﬁlm/silicon (Fig. 1)
is formed.
It should be stressed that although the ﬂuorine concentra-
tion decreases after the ﬁnal silicon oxide layer depositon,
the RIE process still makes it possible to control (to a cer-
tain extent) the position of the ﬂuorine proﬁle and the value
Fig. 2. Fluorine distribution proﬁle in samples ﬂuorinated in RIE
with diﬀerent RF plasma power prior to PECVD oxide deposition.
of its maximum concentration (Fig. 2). For electrical char-
acterization discussed below we used the sample with the
highest ﬂuorine concentration at the dielectric/silicon inter-
face of a MOS structure fabricated with RF power equal
to 160 W (sample 3).
3.2. Electrical Characterization
The eﬀect of ﬂuorine incorporation into the gate ox-
ide was clearly noticeable in the electrical characteristics:
capacitance-voltage (C−V ) and current-voltage (I−V ) of
MOS test capacitors.
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3.2.1. Analysis of C−V Characteristics
As expected, the control samples with PECVD gate oxide
only are characterized by very high shift of C−V curves
towards negative voltages. C−V characteristics of these
samples exhibit also a strong frequency dependence in the
strong inversion region – see Fig. 3(a).
Fig. 3. The C−V characteristics for MOS test structures with
gate oxide prepared in diﬀerent ways: (a) control sample (PECVD
only) and (b) ﬂuorinated by RIE process (RF power 160 W) +
PECVD oxide.
The incorporation of ﬂuorine by means of RIE reduces
the voltage shift signiﬁcantly (compare Fig. 3(a) with
Fig. 3(b)). Another eﬀect of ﬂuorine incorporation into the
interface of a MOS structure is the disappearance of fre-
quency dispersion in C−V curves – see Fig. 3(b).
In Table 2 electro-physical parameters evaluated from
C−V characteristics of the MOS test devices formed during
experiment are presented.
It can be seen there, that all the measured samples have neg-
ative ﬂat band voltage (V f b) values. For the control oxide
sample, the negative (V f b) is very high. The possible reason
is that after RIE in CF4 plasma, we can expect poorer qual-
ity of the substrate surface due to the damage of the initial
oxide layer. The very low temperature of the gate dielectric
PECVD deposition (300◦C) does not allow for signiﬁcant
improvement of the oxide quality due to thermally related
eﬀects – the temperature is simply too low. Consequently,
for these samples, we can expect high eﬀective densities
of the total non-compensated charge in the oxide-silicon
system (Qe f f ) and interface traps density (e.g., Ditmb).
Table 2
Electrical parameters evaluated from C–V characteristics
of the fabricated test structures
Method
of ﬂuorination
Control RIE
C−V curves analysis at ε = 3.9
NA [cm−3] 1.7 ·1015 0.43 ·1015
V f b [V] −4.15 −1.42
Vmb [V] −3.4 −0.95
Ditmb [1/eV cm2] 10.3 ·1011 5.7 ·1011
Qe f f /q [cm−2] 35.8 ·1011 7.7 ·1011
In the studied samples substrate ﬂuorination has improved
the properties of both, the oxide/silicon interface and the
oxide bulk (see Table 2), showing that curing mechanisms
resulting form the presence of ﬂuorine prevailed over the
eﬀects resulting from the damage created during the ﬂuo-
rination (RIE).
During ﬂuorination, high energy ﬂuorine ions break
O-Si-O bonds and form two types of dangling bonds: Si
and Si-O. In the mean time, ﬂuorine ions react with dan-
gling Si bonds and Si-O bonds and form SiF and SiOF
ﬁlms, which passivate the modiﬁted surface.
The same type of dependence on ﬂuorine concentration is
observed for Qe f f .
As it has already been established in [10], for the sample
prepared by means of RIE, the maximum of ﬂuorine con-
centration is located in the oxide. Fluorine ions located in
the silicon dioxide layer not only passivate SiO2/Si inter-
face but also react with the structural defects and damages
of silicon dioxide. Therefore, the value of Qe f f is lower for
the sample with ﬂuorine incorporated into the interface of
MOS structure than for the control sample.
3.2.2. Analysis of I−V Characteristics
As it can be seen from Fig. 4 ﬂuorinated PECVD gate
oxide exhibits much better properties than the control one.
The very bad breakdown statistics indicate that the unifor-
mity of the PECVD oxide is poor. On the other hand, rel-
atively low leakage currents (until breakdown) prove, that
the control PECVD oxide does not contain many structural
defects that would contribute to the leakage currents.
The observed changes can be considered in terms of break-
down statistics and leakage current.
For RIE ﬂuorination, we have observed very signiﬁcant
rise in the mean breakdown voltage value and very good
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Fig. 4. The I−V characteristics measured on MOS test
structures with gate oxide prepared in diﬀerent ways: (a) con-
trol sample (PECVD only) and (b) ﬂuorinated by RIE process
(RF power 160 W) + PECVD oxide.
statistics of breakdowns, while the leakage currents were
still comparable with those of the control samples. All
these parameters are very important for the feasibility
of manufacturing real devices, as the requirements re-
sulting from international technology for semiconductors
(ITRS) have been challenging in this area for many years
already.
4. Conclusions
The results obtained in this study show that the exam-
ined method of ﬂuorination (RIE in CF4 plasma of ini-
tial oxide) allows achieving very high concentrations of
ﬂuorine at the silicon surface region (of the order of
1019 − 1020 cm−3) and the following gate oxide deposi-
tion by means of PECVD at 300◦C does not reduce this
concentration by more than one order of magnitude.
It is also clear from the presented results, that the presence
of ﬂuorine in such quantities at the oxide-silicon interface
results in signiﬁcant improvement of the electrical proper-
ties of otherwise poor-quality PECVD oxide.
The obvious results of silicon surface ﬂuorination by means
of RIE in CF4 plasma prior to gate oxide deposition by
PECVD are:
– signiﬁcant reduction of both, Qe f f and Ditmb;
– removal of the frequency dispersion in the inversion
region of C−V curves;
– increased breakdown voltage;
– signiﬁcantly improved breakdown statistics.
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Paper The Effect of High Temperature
Annealing on Fluorine Distribution Profile
and Electro-Physical Properties of Thin Gate
Oxide Fluorinated by Silicon Dioxide RIE
in CF4 Plasma
Małgorzata Kalisz, Grzegorz Głuszko, and Romuald B. Beck
Abstract—This study describes the effects of high tempera-
ture annealing performed on structures fluorinated during
initial silicon dioxide reactive ion etching (RIE) process in
CF4 plasma prior to the plasma enhanced chemical vapour
deposition (PECVD) of the final oxide. The obtained results
show that fluorine incorporated at the PECVD oxide/Si in-
terface during RIE is very stable even at high temperatures.
Application of fluorination and high temperature annealing
during oxide layer fabrication significantly improved the prop-
erties of the interface (Ditmb decreased), as well as those of the
bulk of the oxide layer (Qe f f decreased). The integrity of the
oxide (higher Vbd ) and its uniformity (Vbd distribution) are
also improved.
Keywords—capacitance-voltage characteristics, current-voltage
characteristics, fluorine plasma, high temperature annealing
process, radio frequency reactive ion etching.
1. Introduction
A key issue of ultra-large-scale-intergation technology
(ULSI) is the quality of thin silicon dioxide layer used in
the devices. Today, oxide thickness less than 80 A˚ and ox-
idation temperatures at about 800–900◦C are required as
the semiconductor industry pushes toward 1 Gbit mem-
ory chips and beyond. However, good electrical properties
generally require high temperature conditions either during
oxidation or as postoxidation annealing (POA) [1]. At low
temperatures, ultrathin SiO2 ﬁlms prepared by the conven-
tional plasma enhanced vapour deposition (PEVD) process
do not represent satisfactory properties, e.g., they are char-
acterized by high leakage currents and high ﬁxed charge
density. It has been demonstrated, e.g., in [1]–[6] that in-
corporation of small amounts of ﬂuorine into SiO2 can be
an eﬃcient way to improve the electrical parameters of
SiO2/Si interface.
Several ways of ﬂuorine introduction into gate oxide, in-
cluding among others: in-situ NF3 oxidation [4] and ion
implantation [5], have been tried so far.
Another useful technique to improve the quality of low
temperatrure SiO2 is high thermal annealing process.
It, thus, seems tempting to apply both of these techniques
in order to get the best results possible. The problem with
such an approach is that high temperature annealing of ﬂuo-
rinated oxides fabricated by means of the above mentioned
processes seriously aﬀects the F concentration in the ox-
ides – as ﬂuorine atoms escape from ﬂuorinated gate oxides
during high temperature annealing [7].
In our previous work, it has been reported that ﬂuorination
by means of reactive ion etching (RIE) in CF4 plasma is
an eﬃcient method of manufacturing quite good quality
oxides [8].
In this work, we study the eﬀects of high temperature an-
nealing on structures ﬂuorinated during initial silicon diox-
ide reactive ion etching in CF4 plasma prior to the plasma
enhanced chemical vapour deposition (PECVD) of the ﬁnal
oxide.
2. Experiments
The p-type, boron-doped (100)-oriented silicon wafers with
the resistivity of 4–10 Ωcm were cleaned using standard
procedures prior to oxidation.
The PECVD and RIE processes were performed in conven-
tional RF Oxford PlasmaLab systems.
The 13 nm thick initial oxide was deposited by means of
PECVD at 300◦C for 30 s with RF power equal to 10 W.
The obtained SiO2 ﬁlm was then reactively etched for 2
min in a RIE tool at room temperature in CF4 (50 ml/min)
plasma generated with 160 W RF signal. Afterwards, the
ﬁnal oxide layer was deposited during PECVD at 300◦C.
Then, in split experiment, some of the samples were an-
nealed in Ar at 1100◦C for 30 min. The complete matrix
of experiments is shown in Table 1.
For all samples, except of the control one, the ﬂuorine
distribution proﬁles and their concentration in the dielectric
layer have been measured by ultra low energy-secondary ion
mass spectroscopy (ULE-SIMS).
In order to use electrical characterization methods for
evaluation of electro-physical properties, metal-oxide-
semiconductor (MOS) test structures were fabricated with
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Table 1
Parameters of all processes used during experiments
Type
Reactive ion etching (RIE)
Final SiO2 deposition in PECVD
Thermal
of sample
in RF CF4 plasma annealing
ﬂow of CF4 pressure time RF power temperature RF power pressure gas ﬂow time temperature time
[ml/min] [mTr] [min] [W] [◦C] [W] [mTr] [ml/min] [s] [◦C] [min]
1 50 200 2 160
300 10 600
N2O = 120
30
– –
2 50 200 2 160
SiH4 = 70
1100 30
3 – – – – – –
4 – – – – 1100 30
the layers under investigation as gate dielectrics. For the
purposes of comparison, the reference samples, without ﬂu-
orination of the SiO2/Si interface, were also made.
3. Results and Discussion
3.1. SIMS Characterization of Fluorine Content
It has already been established before (e.g., in [9]) that
reactive ion etching in ﬂuorine plasma can be eﬀectively
used for fabricating layers containing high concentrations
of ﬂuorine atoms. Direct application of high temperature
to such a layer causes ﬂuorine atoms to escape from the ﬂu-
orinated ﬁlm. Thin ﬁlm of silicon oxide deposited at low
temperature (300◦C) on top of the ﬂuorine-rich layer pre-
vents them from escaping from the ﬂuorinated layer during
the subsequent high temperature annealing process.
Fig. 1. The comparison of ﬂuorine distribution proﬁles before
and after high temperature annealing.
As presented in Fig. 1, the high temperature annealing
performed in Ar at 1100◦C, for 30 min had almost no ef-
fect on ﬂuorine proﬁle in the studied structures. The only
change observed is marginal sharpening of the ﬂuorine pro-
ﬁle. This indicates that ﬂuorine remains stable during high
temperature annealing at its original location at the PECVD
SiO2/Si interface.
3.2. Electrical Characterization
The eﬀect of ﬂuorine incorporation into deposited silicon
dioxide and of high temperature annealing was easily no-
ticeable on both types of the electrical characteristics stud-
ied, i.e., capacitance-voltage (C−V ) and current-voltage
(I−V ) characteristics of test metal-oxide-semiconductor ca-
pacitors.
3.2.1. Analysis of C–V Characteristics
As expected, the very high temperature annealing causes
improvement of the C–V curves in both of the studied
cases (Fig. 2). This improvement seems to be more spec-
tacular for non-ﬂuorinated sample in which apart from
the decrease of the voltage shift (expressed, e.g., in terms
V f b = 0) also the frequency dispersion in the inversion re-
gion has been signiﬁcantly reduced.
One may, however, notice also some consequences of high
temperature annealing on the ﬂuorinated samples.
The beneﬁcial eﬀects of high temperature annealing for
attaining more robust oxides have been attributed to its
possible ability to remove defects and damages existing in
the bulk of the PECVD silicon dioxide layer. Application
of high temperature annealing causes a reduction of both,
Ditmb and Qe f f (see Table 2 and Fig. 3).
Similarly to the results presented in [8], within the course
of this work it has been established that the ﬂuorine atoms
incorporated into the interface of SiO2/Si improve the
electrical parameters of silicon dioxide layer. However,
the result of the high temperature annealing is still clearly
noticeable on the measured C−V curves as well as in the
values of the evaluated electrical parameters, i.e., Ditmb
and Qe f f . This means that the latter process is still capable
of removing some defects existing in the bulk of PECVD
silicon dioxide layer.
It has to be realized, however, that the degree of im-
provement due to high temperature annealing is by far
smaller than that due to ﬂuorination of the silicon substrate
surface.
It is also worth mentioning that the degree of Qe f f changes
is much higher than that of Ditmb, which means that ﬂuorine
presence in the structure is especially beneﬁcial for curing
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Fig. 2. The C−V characteristics of samples fabricated in dif-
ferent ways: (a) control sample, (b) control sample annealed,
(c) RIE ﬂuorinated but not annealed, and (d) RIE ﬂuorinated and
annealed.
Fig. 3. Dependence of Qe f f and Ditmb on the method of fabri-
cation the MOS test structure.
Table 2
Values of the most important electrical parameters
of MOS structures evaluated from C–V characteristics
of samples fabricated using diﬀerent methods
Control RIE
RIE
Sample type Control
annealed ﬂuorinated
ﬂuorinated
annealed
C–V curves analysis at εox = 3.9
NA [cm−3] 1.73 ·1015 1.17 ·1015 0.43 ·1015 1.4 ·1015
V f b [V] −4.15 −3.28 −1.42 −1.30
Vmb [V] −3.4 −2.7 −0.95 −0.86
Qe f f /q [cm−2] 35.8 ·1011 28.4 ·1011 7.7 ·1011 7.0 ·1011
Ditmb [1/eV cm2] 10.3 ·1011 8.17 ·1011 5.7 ·1011 5.18 ·1011
the defects within the volume of the gate oxide, while high
temperature annealing seems to be similarly eﬀective in
both areas (interface and volume of the oxide).
3.2.2. Analysis of I–V Characteristics
As shown in Fig. 4, application of high temperature an-
nealing in control samples improves a little the statistics of
breakdown events at the expense of higher leakage current,
while having almost no eﬀect on Vbd values.
Introduction of ﬂuorine to the PECVD oxide improves
both, Vbd values and their distribution. When high tem-
perature annealing is additionally performed on ﬂuorinated
structures, we obtain even more narrow Vbd distribution, as
well as higher Vbd values. Practically, no changes in the
leakage currents values are observed.
Hence, also from the perspective of the electro-physical
properties that are manifested on I−V characteristics, si-
multaneous application of both, ﬂuorination and high tem-
perature annealing is advantageous in comparison to the
application of any of these methods individually.
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Fig. 4. The I−V characteristics of samples fabricated in diﬀerent
ways: (a) control sample, (b) control sample annealed, (c) RIE
ﬂuorinated but not annealed, and (d) RIE ﬂuorinated and annealed.
4. Conclusions
The results obtained during this study show that ﬂuorine
incorporated at the PECVD oxide/Si interface by means of
RIE is very stable even at high temperatures.
This eﬀect allows combining the ﬂuorination and high tem-
perature annealing in order to improve the electro-physical
properties of the low temperature oxide (e.g., PECVD ox-
ide). We have also demonstrated that there are several ad-
vantages of the application of such combination. The prop-
erties of the SiO2/Si interface (Ditmb decreased) and the
bulk of the oxide layer (Qe f f decreased) are signiﬁcantly
improved. The integrity of the oxide (higher Vbd) and its
uniformity (Vbd distribution) are also improved.
The improvement of the electro-physical properties of the
SiO2-Si systems obtained due to application of both stud-
ied steps (ﬂuorination and high temperature annealing) is
in all studied cases better than using one of these steps
only.
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Paper Large-Signal RF Modeling
with the EKV3 MOSFET Model
Maria-Anna Chalkiadaki and Matthias Bucher
Abstract—This paper presents a validation of the EKV3
MOSFET model under load-pull conditions with high input
power at 5.8 GHz, as well as S-parameter measurements with
low input power up to 20 GHz. The EKV3 model is able to
represent coherently the large- and small-signal RF charac-
teristics in advanced 90 nm CMOS technology. Multifinger
devices with nominal drawn gate length of 70 nm are used.
Keywords—compact model, EKV3 model, large-signal, load-
pull, MOSFET model, radio frequency.
1. Introduction
The boost of wireless applications in combination with the
downscaling of CMOS technologies, has posed a big chal-
lenge to the RF CMOS models, which have to be consis-
tent with the increasing demands. Especially the design of
integrated power ampliﬁers (PAs) in RF front-ends of wire-
less telecommunication circuits implemented in advanced
CMOS technology requires that RF models are also val-
idated under large-signal RF conditions where the device
shows a nonlinear behavior. Such validation under more
realistic operating conditions, e.g., with load-pull analysis,
is however quite scarce in literature [1]–[3] for recent ad-
vanced CMOS technology.
The EKV3 is a scalable compact MOSFET model which
has been designed to provide ease of parameter extraction
and provide the designer insight into the device behavior.
The scope of the present paper is to investigate the suit-
ability of the EKV3 model to represent both large- and
small-signal RF characteristics, from weak through moder-
ate and strong inversion under variable bias conditions, for
DC analysis, Y-parameters and load-pull analysis.
2. The EKV3 MOSFET Model
The EKV3 is an analytical compact MOSFET (metal oxide
semiconductor ﬁeld eﬀect transistor) model that relies on
MOSFET’s physics – the charge sheet theory – to describe
its behavior. EKV3 is a representant of the “charge-based”
MOS transistor compact models [4], [5]. It ﬁrst calculates
the dependence of the mobile inversion charge density Qi
on the voltages applied to the transistor. Then, it relies
on Qi, and on its particular values QiS and QiD at the source
and drain ends of the channel, to calculate the drain current
and to model all aspects of the device behavior, such as
transconductances, transcapacitances, noise, etc.
With the downscaling of the modern advanced CMOS tech-
nologies, the complexity of the MOSFET behavior has
increased. The EKV3 model has been adapted to cover
these new phenomena, such as: quantum eﬀects; polyde-
pletion; surface roughness, phonon- and Coulomb scat-
tering; velocity saturation and channel length modulation;
charge-sharing; drain induced barrier lowering; drain in-
duced threshold voltage shift; reverse short- and narrow
channel eﬀect; shallow trench isolation eﬀects; edge con-
ductance eﬀect; gate tunneling; layout dependent stress, in-
duced gate noise, etc. Even though the complexity of tech-
nology has increased drastically, the EKV3 model main-
tains a comparatively small number of parameters and the
extraction of their values can be a relatively easy procedure.
Furthermore, the RF application of a scalable, bias-
dependent model [6], [7], requires that the phenomena such
as transmission line eﬀects occurring in the MOS chan-
nel (referred to as non-quasi static eﬀects) are suitably
described, which is the case in EKV3 [8]. Other high-
frequency speciﬁc eﬀects are induced gate and substrate
noise, as well as increased short-channel thermal noise,
which are covered in the model as well.
While at low frequencies the external resistances (except
source and drain) and capacitances can be ignored, at radio
frequencies they play a dominant role in the behavior of
the devices, so they must be carefully modeled. Special re-
lationships for the scaling of parasitics with the number of
ﬁngers exist [5]. EKV3 provides the possibility to choose
among RF macromodels containing gate resistance, and
a substrate network containing up to 5 resistances. Here,
a single substrate resistance shown in the schematic rep-
resentation in Fig. 1 is used, which is adequate except for
a very low number of ﬁngers.
Measurements were performed on-wafer at room temper-
ature, and the EKV301.02 model was used for the simu-
Fig. 1. EKV3 RF macromodel with a single substrate resistance.
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lations. Devices with varying channel lengths, widths and
number of ﬁngers were measured to obtain a single scalable
model, for NMOS and PMOS devices, similarly as shown
in [7]. For the purpose of illustration, the device considered
throughout the paper is an RF multiﬁnger NMOS transistor
with a minimum gate length of L = 70 nm, a gate width
of W = 2 µm and number of ﬁngers NF equal to 10. Pa-
rameter extraction was essentially performed from DC and
small-signal RF measurement.
3. DC Analysis
Figure 2 shows the ID versus VG analysis in linear operation
and saturation in linear and logarithmic scale. In addition
the gate transconductance gm versus VG and the normalized
transconductance to current ratio gmUt/ID versus ID is de-
picted in both regions of operation. Finally, ID versus VD
and output conductance gds versus VD for six diﬀerent val-
ues of VG are also presented.
Fig. 2. Static characteristics of NMOS transistor; L =
70 nm; W = 2 µm; NF = 10; ID versus VG analysis; VD =
50 mV, 1.2 V; VS = 0 V; ID versus VD analysis; VG =
{0.2, 0.4, 0.6, 0.8, 1.0, 1.2} V; VS = 0 V. Markers: measurements,
lines: EKV3 model.
The results of the DC analysis show that the EKV3 model
is capable to represent with a very good accuracy the be-
havior of the MOSFET transistor with the incorporation of
the majority of the phenomena that appear in modern
CMOS ultra-deep submicron technologies.
4. Small-Signal Analysis
As the operating frequency increases to the gigahertz
range, the role of the extrinsic components rivals that of
the intrinsic ones. In order to have eﬃcient circuit design
and simulation, the MOS transistor models should be able
to predict the behavior of the devices in a wide range of
frequencies.
To evaluate the model’s accuracy under small-signal con-
ditions the transistor is considered as a two-port, where the
gate is on port 1, drain on port 2, while the source is shorted
to the substrate, which is the common reference terminal.
Fig. 3. Two-port small-signal Y-parameters of NMOS transistor;
L = 70 nm; W = 2 µm; NF = 10; F = 50 MHz – 20.5 GHz;
VG = 0.8 V; VD = {0.4, 0.6, 0.8} V; VS = 0 V. Markers: measure-
ments, lines: EKV3 model.
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A vector network analyzer (VNA) is then used to measure
the small-signal S-parameters, which are de-embedded and
then converted to Y-parameters.
In small-signal analysis, the response of the device is mea-
sured in a 50 Ω system, as a function of frequency and
bias point. Then we can accurately predict the small-signal
response if the device sees impedances other than 50 Ω, as
the MOS transistor shows a linear behavior at low frequen-
cies. The frequencies at which the device is tested range
from 50 MHz up to 20.5 GHz.
Figure 3 shows the real and imaginary parts of the Y-param-
eters. These conﬁrm that the device, under the given bias
conditions, is not importantly aﬀected by NQS (non-quasi
static) eﬀects [8], at least not below 10 GHz.
5. Large-Signal Analysis
Power ampliﬁers often constitute the bottleneck in using
low-cost, high-density digital CMOS processes for inte-
grating multi-gigahertz wireless application in single chips.
The compact models should predict the distortion occurring
in transistors operating under large-signal conditions, with
acceptable accuracy. One way to check a model’s capabil-
ity in these conditions is to measure the load-pull charac-
teristics.
Load-pull analysis consists of varying or “pulling” the load
impedance seen by a device-under-test (DUT) while mea-
suring the performance of the DUT. Load-pull is used
to measure a DUT in actual operating conditions. This
method is important since in large-signal conditions, MOS
transistors show a nonlinear behavior and thus the operat-
ing point may change with power level or tuning. Load-
pull analysis is usually performed at distinct frequencies,
e.g., 2.4 or 5.8 GHz.
For the load-pull analysis two diﬀerent measurements were
carried out using two slightly diﬀerent simulation se-
tups. Firstly, output power Pout at operating frequency
F = 5.8 GHz was studied when the load was varied in
a speciﬁc range. Next, the gain versus input power Pin was
examined when load (ZL) was about 50 Ω. The diﬀerence
between the two cases is that in the ﬁrst one, Pin and ter-
Fig. 4. Load-pull simulation setup; pulling ZL.
minal voltages are set but the load ZL is varied, while in
the second, ZL is ﬁxed at about 50 Ω and terminal voltages
are set and Pin is varying from –20 dBm to +5 dBm. Here,
for briefness, the setup that was used for the ﬁrst case, using
Agilent’s ADS, is presented in Fig. 4.
The results that were obtained from the load-pull analysis
when ZL varies are displayed with the use of the Smith chart
in Fig. 5. The contours represent all the diﬀerent loads
Fig. 5. Pout contours for an NMOS transistor pulling ZL; L =
70 nm; W = 2 µm; NF = 10; F = 5.8 GHz; Pin = +5 dBm;
VG = VD = 0.8 V; Pout = –4.65 – 3.5 dBm (step = 0.815 dBm).
Markers: measurements, lines: EKV3 model.
in the Smith chart area that result in the same transistor
output power when Pin is constant. The node voltages that
were applied to the transistor were VG = VD = 0.8 V and
VS = 0 V, while the input power was set at Pin = 5 dBm to
ensure large-signal conditions.
Fig. 6. Output power and power gain versus input power; NMOS
transistor; L = 70 nm; W = 2 µm; NF = 10; F = 5.8 GHz;
ZL = 50 Ω; Pin = –20 – +5 dBm; VG = 0.8 V; VS = 0 V. Lines
with markers: measurements, lines: EKV3 model. VD = 0.2 V
(triangle), 0.4 V (reverse triangle), 0.6 V (cross), 0.8 V (circle).
The EKV3 model is also consistent when considering the
output power and output power gain in relation to the input
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power from small- to large-signal conditions when ZL is set
to about 50 Ω as seen in Fig. 6. The gain compression is
clearly apparent when input power is increased, revealing
the nonlinear behavior of the transistor under large-signal
conditions.
The EKV3 model depicts the output power qualitatively
well, although the model tends to slightly overestimate the
measured power gain at high drain voltage. Note that these
results are not dependent on the number of channel seg-
ments [4], [8] used in EKV3 indicating that NQS eﬀects
are not prominent at the given conditions of analysis. When
Fig. 7. Magnitude of S21 (small-signal) of an NMOS transistor;
L = 70 nm; W = 2 µm; NF = 10; VG = 0.8 V; VS = VB = 0 V;
VD = {0.4, 0.6, 0.8, 1.0, 1.2} V. Markers: measurements, lines:
EKV3 model.
examining the magnitude of S21 from small signal analysis
(indicative of the RF gain), we observe that the model pre-
dicts the measurements relatively accurately, with a slight
overestimation of gain by the model similarly as observed
under large-signal conditions (Fig. 7).
6. Conclusion
This paper has shown the consistency of the EKV3 model
in describing the MOSFET behavior covering DC analy-
sis, small-signal S-parameter analysis up to 20 GHz, and
load-pull analysis at 5.8 GHz. Extraction of RF parame-
ters was done from the small-signal RF measurements. All
results are obtained from a single RF NMOS device and
the simulations are carried out with a single parameter set
of the EKV3 MOSFET model, showing its capabilities in
a wide range of diﬀerent measurement conditions. This
underlines the EKV3 model’s capabilities as an RF model,
including the nonlinear character of MOSFETs under high
input power, which should be carefully taken into account,
e.g., when designing for large-signal conditions occurring
in RF power ampliﬁers.
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1. Introduction
There is a strong demand in the market for fast and cheap
development of reliable, standalone, wireless, multifunc-
tional devices for automotive, aerospace and biomedical
applications. Therefore the complexity of electronic sen-
sors and multifunctional devices increases.
Fast development of device fabrication technology stimu-
lates new challenging technology development and progress
in wafer processing, module interconnects and packaging
technology. Apart from a broad hardware experience, stan-
dalone software design simulations have to be done before
hardware fabrication.
Such research and development work is done within the
framework of e-Cubes [1] and SE2A [2] projects, where
multimodule 3D integration of multifunctional elements is
the main goal. Many various functionalities, such as power
supply, power management, RF communication, digital sig-
nal processing, memory, micro electro-mechanical systems
(MEMS) and many other have to be assembled into a single
device. The range of applications is not limited to automo-
tive, aerospace and biomedical domains only.
As the device integration is an important factor of the de-
sign process in improving the reliability of the device, new
materials, technologies and technological concepts are be-
ing tested and veriﬁed. The reliability of vertical intercon-
nects turns out to be one of crucial design issues. Thermal
management of the device and thermo-mechanical stress
simulations are prime candidates for research on reliabil-
ity. From the reliability point of view standalone functional
module simulations are insuﬃcient to ﬁnd out whether the
modules will work if assembled into a ﬁnal stacked device
or not due to some thermal interactions neglected during
the design veriﬁcation process. For example, if one module
dissipates the power, the heat ﬂows through VIA’s. It ex-
tends to other modules and aﬀects thermal budget of other
devices.
A slightly diﬀerent point of view is exploited within the
Corona project [3], where the main goal is to develop the
best methodology and tools for fast product development.
It should cover the whole ﬂow from the idea to the ﬁ-
nal micro-nanotechnology product. The key issue is short
time-to-market and eﬃcient dataﬂow for distributed design
and fabrication scenarios. One of the main goals of the
Corona is also the support of the multi-site product devel-
opment – where every module of the integrated microsys-
tem may be fabricated in the best technology in diﬀerent
places/fabs and ﬁnally integrated into one multifunctional
device (Fig. 1).
Fig. 1. Multi-site product development scenario, where every
module of the integrated microsystem (MEMS+IC’s) may be fab-
ricated in the best technology in diﬀerent places/fabs and ﬁnally
integrated into one multifunctional device.
From this point of view diﬀerent design tools are important
at diﬀerent design stages: from device design, through de-
vice modeling and simulation, to process development and
optimization. It enables fast virtual prototyping for selected
parts of the device or the whole ﬁnal device.
2. Multi-Domain Modeling and
Simulation Examples
As it has been mentioned before, multi-domain modeling
and simulation is very important at every stage of device
fabrication. Selected examples of various multi-domain
modeling and simulation are presented.
For design, modeling and simulations of heterogeneous
micro- and nanostructures designers may use Coventor-
Ware [4] and ESI-CFD [5] software environments imple-
menting multi-domain FEM (ﬁnite element method) simu-
lation and analysis of the micro- and nanostructures. One
of the key reliability issues of 3D structures is the intercon-
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nection reliability. Several integration techniques have been
considered within the framework of the e-Cubes project
to obtain sample demonstrator structures. An example of
the integrated modeling and simulation is shown in Fig. 2.
Fig. 2. (a) SEM image of a group of microinserts [6], [7] and
(b) 3D model of a quarter of a group of 9 microinserts in Coven-
torWare.
Thermo-electro-mechanical microinsert simulations [6], [7]
have been performed (Figs. 3 and 4) to ﬁnd the electrical
and mechanical behavior of the simulated structures and
to verify possible electromigration problems and assess the
electrical suitability of the examined structures. The pres-
Fig. 3. Multi-domain simulation results: von Mises stress dis-
tribution across a microinsert structure under pressure of 1 MPa
applied on top of the structure with single and multiple microin-
sert conﬁgurations (diameter of 1.5 m, height of 5 µm and pitch
of 3 µm for multiple microinserts).
sure needed to be applied for thermo-compression bonding
is also investigated.
Fig. 4. Multi-domain simulation results: current density distri-
bution through microinserts under 10 V applied between upper
and bottom part.
The results presented in Figs. 3 and 4 show the von Mises
stress distribution across the microinsert structure under
the pressure of 1 MPa for device conﬁgurations with single
and multiple microinserts. It is very important to character-
ize the stress distribution under diﬀerent pressures accord-
ing to thermo-compression bonding process usually used
for 3D integration. The current density distribution shows
how the current ﬂows through the modeled 3D device. It
also makes it possible to verify if one should expect such
problems as, e.g., electromigration. Modeling and simu-
lation results at this stage can help to optimize, e.g., ge-
ometry, materials and dimensions (e.g., diameter, pitch,
height).
Besides modeling and simulation eﬀorts devoted to the sin-
gle structure used for 3D integration, modeling and simu-
lation of the integrated microsystem have been also pre-
sented. Such a system is the e-Cubes project demonstra-
tor sample. The general idea of the project is presented
in Fig. 5 [8].
From the reliability point of view thermo-mechanical be-
havior of the whole system is one of the most important
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Fig. 5. (a) Physical architecture of a sensor node (whole system
for health monitoring), drawing not on scale [8] and (b) mechan-
ical design drawing (3D model) [8].
reliability parameters. Even if all standalone modules are
correctly designed, simulated and one can anticipate per-
fect operation after assembly process, in the case of 3D
integration their functionality may be aﬀected by various
side eﬀects not taken into consideration during the design
process. Each of the assembled modules of a 3D multi-
module device interferes thermally and electrically with its
neighborhood (see Fig. 6). The probability that a single
module may aﬀect another by, e.g., high temperature trans-
fer is quite high. Therefore the module arrangement and
complex simulation are necessary at each design stage.
Fig. 6. Interactions between microsystem modules [9].
The 3D integration technique has been simulated along
with realistic thermo-mechanical boundary conditions ap-
plied (power dissipation from diﬀerent modules and parts).
Also some mechanical issues regarding the encapsulation
methodology were considered. Thermal simulations re-
sults show that under the assumed boundary conditions the
temperature does not increase too much across the whole
demonstrator device structure. Sample results of the ther-
mal investigation are shown in Fig. 7.
Fig. 7. Temperature distribution through a 3D model of the
integrated microsystem in two modes: (a) high power mode and
(b) low power mode.
Analysis of the mechanical displacement simulation leads
to a major conclusion. Displacement and stress distribu-
tion is better if more ﬁxed points are applied to the de-
vice (Fig. 8). While in the high power mode the maximum
displacement reaches 24 µm on the edge of the struc-
ture, in the low power mode the displacement does not
exceed 6 µm.
Fig. 8. Mechanical part of multi-domain simulation and modeling
results – displacement magnitude (displacement and deformation
factor rescaled ×100!!!) of structures in high power mode in two
diﬀerent modes of ﬁxation to the package.
The heterogeneous device oriented (Hedoris) multi-domain
simulation system [10], [11] will be developed within the
framework of the projects mentioned above. The Hedoris
system implements the idea of the hardware description
language (HDL) of the device model based on Verilog-
AMS [12] language speciﬁcation used for device thermal
modeling. Currently the system is mainly optimized to
run thermal simulations of heterogeneous devices and is
still under development. Intensive work has been under-
taken including TCAD simulations oriented on the system
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extension to cover thermo-mechanical internal device in-
teractions, such as mechanical stress, which may aﬀect the
overall performance of the device.
3. Summary
The design and veriﬁcation methodologies are discussed
and presented. Modeling and simulation samples presented
in this paper show the importance of the ﬂexibility of the
multi-site design and development framework of coopera-
tion. The paper also shows how universal CAD tools used
for design of micro- and nanodevices in distributed engi-
neering environments should be and how important it is to
correctly estimate the device reliability and keep balance
between reaching the attractive time to market and fulﬁll-
ing the customer requirements.
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Autocorrelation and Wiener Filtering Scheme
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Abstract—One of the orthogonal frequency division multi-
plexing (OFDM) system disadvantages is its sensitivity to fre-
quency offset and phase noise, which lead to losing the or-
thogonality between the subcarriers and thereby degrade the
system performance. In this paper a joint scheme for fre-
quency offset and pilot-based channel estimation is introduced
in which the frequency offset is first estimated using an au-
tocorrelation method, and then is fined further by applying
an iterative phase correction by means of pilot-based Wiener
filtering method. In order to verify the capability of the es-
timation algorithm, the scheme has been implemented and
tested using a real measurement system in a multipath indoor
environment. The results show the algorithm capability of
compensating for the frequency offset with different transmis-
sion and channel conditions.
Keywords—channel characterization, frequency offset, OFDM
measurement, Wiener filtering.
1. Introduction
Orthogonal frequency division multiplexing (OFDM) di-
vides the base bandwidth into N orthogonal narrow sub-
channels transmitted in parallel. The generation of the
OFDM signals at the transmitter is accomplished using
inverse fast Fourier transform (IFFT), which delivers or-
thogonal carriers. Due to its long symbol duration to-
gether with adding a suitable guard interval (GI) to the
time domain signal, OFDM system can handel the fre-
quency selective fading resulting from the multipath effect.
The source bit stream in OFDM system is first encoded,
interleaved and then mapped using a common modulation
scheme like quadrature amplitude modulation (QAM) or
phase shift keying (PSK).
The resulting symbols are arranged in blocks with length N,
and then IFFT is applied, so that, each symbol is given an
orthogonal carrier. In order to cope with the multipath
effect a suitable GI (longer than the channel impulse re-
sponse) is inserted in the time domain signal before trans-
mission. In OFDM system usually a so called cyclic pre-
fix GI is used, which inserts the last portion of the OFDM
symbol at the beginning. This type of GI allows for cir-
cular convolution with the channel and maintains the or-
thogonality of the carriers. The ability of combating the
frequency selective channels has resulted in choosing the
OFDM system as a standard modulation scheme for trans-
mitting high rate services as in IEEE 802.11a/g wireless
local area network (WLAN) [1], digital audio broadcast-
ing DAB [2], digital video broadcasting (DVB) [3], and
became a promising candidate for fourth generation (4G)
mobile communication systems [4], [5]. On the other hand
OFDM is sensitive to phase noise and frequency offsets,
which cause phase rotation and loss in the orthogonality
between the subcarriers.
This introduces intercarrier interference (ICI) [6]–[9] as an-
other source of noise, which degrades the system perfor-
mance. The notation to be adopted throughout this paper
conforms to the following convention: bold uppercase let-
ters H denote matrices, bold uppercase underlined letters V
denote frequency domain vectors, while time domain vec-
tors are represented by bold lowercase underlined letters v,
variables in time are denoted by lowercase letters v(n), and
in frequency by uppercase letters V (n). The operator {.}H ,
represents Hermitian transpose. I denotes the identity
matrix.
2. System Model and the Measurement
Setup
Making use of the FFT operation, the time domain trans-
mitted OFDM symbol can be written as [10]
x(n) =
N−1
∑
m=0
S(m)ej
2pinm
N 0 ≤ n ≤ N −1 , (1)
where S(m) is the QAM symbol at the mth subcarrier. Be-
cause of the cyclic prefix, the transmitted signal is circularly
convolved with the impulse response of the multipath time-
variant channel. The received time domain OFDM symbol
is expressed as
y(n) =
L−1
∑
l=0
h(n, l)x(n− τl)+ v(n), (2)
where h(n, l) and τl are the complex random variable and
the corresponding tap delay, respectively, at the lth path
of the multipath channel, and v(n) represents the additive
white Gaussian noise at sample instant n. After apply-
ing FFT at the receiver side, the frequency domain OFDM
symbol becomes
Y (k) = 1
N
N−1
∑
n=0
(L−1
∑
l=0
h(n, l)x(n− τl)+ v(n)
)
e−j
2pink
N
. (3)
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Equation (3) can be simplified [9] to
Y (k) = S(k)Hk,k + ∑
m6=k
S(m)Hk,m
︸ ︷︷ ︸
ICI
+V (k), (4)
where:
Hk,m =
1
N
N−1
∑
n=0
L−1
∑
l=0
h(n, l)e−j
2pi
N (k(τl−n)+nk)
. (5)
Writing (4) in vector form representation gives
Y=HS+V , (6)
thus the main diagonal of the matrix H represents the chan-
nel response at the subcarriers, while the off-diagonals rep-
resent the ICI components result from the frequency offsets
and the time variation of the channel.
Fig. 1. The measurement system setup.
The measurement setup of the OFDM system is shown in
Fig. 1. As shown from the figure, the measurement system
is a combination of software and hardware components.
2.1. Software Setup
At an external PC, the baseband IQ (in-phase and quadra-
ture-phase) OFDM signal based on IEEE 802.11g standard
is generated using Matlab code. The OFDM symbols are
arranged in a few frames to be transmitted. At the begin-
ning of each frame, some training symbols (preambles) are
inserted, which are used for packet detection and frequency
and time offset estimation. The time domain baseband sig-
nal is sent via LAN connection to the transmitter, in order
to be up-converted and transmitted through the wireless
channel. The commands for controlling the power and the
carrier frequency are sent to the transmitter before sending
the baseband signal. On the other hand, the IQ data from
the captured signal at the receiver is sent back to the ex-
ternal PC via the LAN for processing. Packet detection,
frequency and time offset estimation and pilot-based chan-
nel estimation are all accomplished using Matlab.
2.2. Hardware Setup
2.2.1. The Transmitter
For transmitting the real time multicarrier signal, an MXG
signal generator N5182A [11] has been used. This signal
generator works on a frequency range between 100 kHz
to 6 GHz and transmission power up to 17 dBm. The
baseband IQ data is generated using Matlab and sent to the
signal generator via LAN connection. The signal generator
saves the IQ data, applies the IF modulation and RF up-
conversion and then transmits the signal with predefined
power and carrier frequency. In order to have a continuous
transmission, the signal generator sends the same signal
repeatedly.
2.2.2. The Antennas
The transmit antenna works between 2.4 GHz and 2.6 GHz
with gain 9 dBi at the resonance frequency [12], while
the receive antenna has an ultra-wideband characteristics in
the frequency range from 800 MHz to 18 GHz [13]. Both
antennas have been fabricated in the Institute of Electronics,
Signal Processing and Communications (IESK) at the Otto
von Guericke University of Magdeburg, Germany.
2.2.3. The Receiver
The EXA spectrum analyzer from Agilent [14] has been
used as a receiver. This device has an absolute sensitivity of
−79.4 dBm, a dynamic range of 93.1 dB, and a maximum
input power of +30 dBm. The reviver down converts the
RF signal and generates the IQ baseband data which is sent
back to the external PC for processing.
3. Wireless Channel Characterization
Estimating the channel parameters such as the number of
multipaths, the delay spread, and the Doppler spread allows
for suitable design and robust behavior of the system. In
this section some measurements have been made in order to
estimate the channel taps and the delay spread of the chan-
nel. An OFDM signal has been sent through the channel,
captured at the receiver and then processed in order to cal-
culate the channel transfer function (CTF) and the channel
impulse response (CIR). The measurements have been con-
ducted in Lab312, which is one of the IESK laboratories at
the University of Magdeburg. The lab was clustered with
furniture, test and measurement equipments. The topology
of the lab and the test scenario is shown in Fig. 2.
During the measurements, the transmit antenna remained
fixed at the same place with different orientations, while the
receive antenna was moved to different places and orienta-
tions. The signal used for measurement was a WLAN sig-
nal with 20 MHz bandwidth and carrier frequency
of 2.412 GHz. The channel transfer function was calcu-
lated as the ratio between the transmitted frequency do-
main OFDM symbols by the received frequency domain
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Fig. 2. The floor plan of the measurement location.
symbols. The channel impulse response h was calculated
by simply applying an IFFT on the CTF.
One of the important parameters required for the charac-
terization of any wireless channel is the root mean square
delay spread τrms, which is calculated from the CIR [15]
as
τrms =
√√√√√√√√
L−1
∑
l=0
h2l τ2l
L−1
∑
l=0
h2l
−


L−1
∑
l=0
h2l τl
L−1
∑
l=0
h2l


2
. (7)
In order to get a clear idea about the multipath channel, the
Ricean K-factor of the channel has also been calculated by
taking the ratio between the signal power in the main path
to the power in the scattered paths as follows:
K =
h2LOS
L−1
∑
l=0
h2l −h2LOS
. (8)
Basically, the Ricean K factor lies between 0, in case of
Rayleigh channel, and ∞ in the case of single path trans-
mission. The measured channel parameters are summarized
in Table 1.
Table 1
The measured channel characteristics
Test Delay spread τrms [ns] K factor [dB] C f [kHz]
T1 306.3 8.8195 653
T2 236 5.7749 847
T3 138 10.5308 1449
T4 97 10.8814 2062
T5 61 11.2222 3279
T6 58 11.3988 3448
T7 143 9.0309 1399
T8 233 10.2531 858
T9 151 10.8991 1325
T10 183 10.5308 1093
In addition, the coherence bandwidth of the channel has
been approximately calculated according to the 50% of the
frequency correlation function [15] as
C f ≈
1
5τrms
. (9)
The measured parameters show that τrms lies between
306 ns and 58 ns for different locations. Figure 3 shows
Fig. 3. The CTF (a) and the CIR (b) of a multipath channel (T1).
Fig. 4. The CTF (a) and the CIR (b) of a flat fading channel (T5).
the CTF and the CIR of the experiment T1, which repre-
sents a multipath channel with τrms = 306 ns, while Fig. 4
represents the experiment T5, which exhibits a strong line
of sight (LOS) transmission.
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4. A Joint Frequency Offset and Wiener
Filtering Channel Estimation Scheme
The time and frequency synchronization play an important
role in designing and implementing the practical systems.
In WLAN system, the signal is headed with a preamble at
the beginning of each frame. This preamble is basically
used for time synchronization, frequency offset estimation
and for the initial channel estimation. The preamble con-
tains two parts, the first one is called short training symbols
(STS), which contains 10 short symbols occupy 8 µs. The
STS are used for time synchronization and course frequency
offset (CFO) estimation. The second part is called long
training symbols (LTS), which contains two long symbols
each with time duration of 3.2 µs as well as a GI with time
duration of 1.6 µs. The LTS are used for further enhanc-
ing the time synchronization and for fine frequency offset
(FFO) estimation as well as initial channel estimation.
The OFDM symbol of the WLAN system contains 64 car-
riers, 52 of them are active carriers, while the other 12 car-
riers work as frequency guard at both sides of the spectrum.
For channel estimation and equalization proposes, 4 carri-
ers out of the 52 are booked for pilots.
In order to start processing the received OFDM signal, the
signal packets need to be detected first and the first sam-
ple of the OFDM symbols needs to be indicated in order
to apply the FFT operation on the right symbol samples.
A suitable method for detecting the packet is based on the
autocorrelation of the received preamble [16], which con-
tains short and long training symbols. The auto correlation
is written in the following form
Z(n) =
NT S−1∑
c=0
y∗(n + c)y(n + c + NTS), (10)
where y(n) represents the nth incoming sample of the base-
band signal, y∗(n) represents the conjugate of y(n) and
NT S = 16 samples in case of short training symbols. In
order to avoid the expected variance of the incoming sig-
nal power, the autocorrelation needs to be normalized by
a moving sum of the received signal power [17]. The mov-
ing sum of the received power can be written as
P(n) =
NT S−1∑
c=0
|y(n + c + NTS)|2. (11)
The normalized autocorrelation used for packet detection
reads
M(n) =
|Z(n)|2
P(n)
. (12)
The packet is detected at the first peak of M(n) after a pre-
defined threshold, which should be chosen to minimize the
possibility of false alarm. Using only the short training
symbols in packet detection gives a reasonable performance
in case of good conditions of the channel, however, be-
cause of the expected time offsets at bad channel conditions,
it is better to use both short and long training symbols for
this purpose.
Figure 5 shows the autocorrelation function M(n), whose
first peak indicates the beginning of the packet (the first
sample of the short training symbols), while the second
Fig. 5. The packet detection based on autocorrelation of the
preamble.
peak indicates the first sample of the GI of the long training
symbols. By taking the difference between the two peaks,
the time offset, if found, can be estimated and then the start
of the packet is corrected.
Figure 6 presents a comparison between the spectrum of
the transmitted and the received OFDM signals. The figure
shows the effect of the widowing at the receiver side, which
reduces the side loops of the spectrum.
Fig. 6. A comparision between the transmitted and measured
spectrum of the OFDM signal.
As a consequence of the frequency offsets between the os-
cillators of the transmitter and the receiver, phase errors
and ICI occur on the received signal and lead to degrad-
ing the OFDM system performance. The frequency offset
can be estimated from the autocorrelation of the training
symbols in the preamble. If there is a frequency offset fe,
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the autocorrelation function will be modified by the phase
error as
Z(n) = e−j2pi feNT S
NT S−1∑
c=0
|y(n + c)|2. (13)
The phase introduced by the frequency offset is calculated
as
φ = ∠Z(n).
The course frequency offset CFO is calculated in case of
the short symbols as
fe = φ2pi16T , (14)
where T is the sampling time which is (50 ns) for WLAN
system. For better frequency offset estimation, the esti-
mation is accomplished in two stages CFO and then FFO
estimations. After the compensation of the frequency off-
set, a Wiener filtering method described is applied to fur-
ther correcting for the phase rotation, and at the same time
equalizing the OFDM symbols. In order to enhance the
performance of the frequency offset compensation, a mini-
mum mean square error (MMSE) [18]–[20] estimator based
on Wiener filtering has been used. The frequency domain
MMSE estimator minimizes the following formula:
E{|e|2} = E{|Hp − Ĥp|2} .
The frequency domain channel matrix can be estimated by
linearly filtering the received signal for each channel ele-
ment. The estimated element (m,k) of the channel matrix
is expressed as follows:
ˆHm,k =WHm,kY, (15)
where Wm,k is the Wiener filter vector that is used to esti-
mate the channel matrix element (m,k).
The Wiener filter for each channel element is designed and
optimized according to the MMSE criterion as follows:
W
(opt)
m,k = arg min
W
E
{∣∣∣Hm,k −WHm,kY∣∣∣2}. (16)
The solution of Eq. (16) is given by [21]
W
(opt)
m,k = R
−1Pm,k, (17)
where R= E{YYH} is the autocorrelation of the received
frequency domain signal and Pm,k = E{H∗m,kY} is the cross
correlation between the received signal and the actual fre-
quency response of the channel. The derivation of these
correlation matrices is detailed in Appendix.
In order to correct the phase rotation of the captured OFDM
symbols, an iterative scheme is applied to find the phase
error that minimizes the following cost function:
MSE = E{|Sp − ˆSp|2} , (18)
where Sp and ˆSp are vectors contain the transmitted and
equalized pilots.
Fig. 7. The constellation of the equalized 16 QAM modulated
OFDM symbols with different transmission power: (a) 0 dBm,
(b) 5 dBm, (c) 10 dBm, (d) 17 dBm at distance (d = 2 m); gray:
received symbols, black: equalized symbols.
Fig. 8. An example of transmitting a gray scaled image through
the wireless channel: (a) the transmitted image; (b) the received
un-equalized image; (c) the equalized image with a transmission
power −10 dBm; (d) the equalized image with a transmission
power 0 dBm; (e) the constellation of the equalized image with
−10 dBm power; (f) the constellation of the equalized image with
0 dBm power.
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ˆSp is estimated using LS criterion as follows:
ˆSp = D( ˆHp)
−1Yp , (19)
where Yp is the received pilots, D(·) is vector to diagonal
matrix conversion, and ˆHp is the estimated CTF, which
is estimated by Wiener filtering of the received signal as
follows:
ˆHp = (R−1p Pp)
HYp . (20)
According to Eqs. (24) and (25), the autocorrelationRp and
the cross-correlation Pp contain information about the de-
lay τl of each channel tap. In order to correct the phase rota-
tion, the scheme is searching for τ0 that minimizes Eq. (18),
and then applied the resulting filter for channel equaliza-
tion.
Figure 7 illustrates the constellation of the equalized
16 QAM modulated OFDM symbols with different trans-
mitted power. For simplicity, we used pilot carriers with
the same magnitude.
Figure 8 shows an example of transmitting and receiving
a gray scaled image through the wireless channel. The
size of the image was 5.4 KB, which required 756 OFDM
symbols coded by a convolutional encoder with coding rate
of R = 0.5.
Table 2 and Fig. 9 represent the measured BER and MSE
for different transmission power using 16 QAM modulation
scheme for antenna separation of 2 m.
Table 2
The measured system performance with 16 QAM
modulation scheme
Transmission power
[dBm]
MSE [dB] BER
–10 –5.5000 0.213
–5 –10.0000 0.0771
0 –14.5000 0.0093
5 –18.9500 2.5431 ·10−5
10 –23.5000 0
Fig. 9. The measured BER versus the transmission power with
modulation scheme 16 QAM at distance (d = 2 m).
Table 3 and Fig. 10 represent the measured BER and MSE
for different transmission power using 4 QAM modulation
scheme for antenna separation of 2 m.
Table 3
The measured system performance with 4 QAM
modulation scheme
Transmission power
[dBm]
MSE [dB] BER
–5 –11.5 2.84 ·10−4
0 –16 0
5 –21.2 0
7 –22.772 0
10 –26.5 0
Fig. 10. The measured MSE of the OFDM symbols versus the
transmission power with modulation scheme 16 QAM and 4 QAM
at distance (d = 2 m).
Figure 11 illustrates the measured MSE of the received
OFDM symbols for 16 QAM at transmission power
Fig. 11. The measured MSE of the OFDM symbols versus the
distance between the transmitter and the receiver with modulation
scheme 16 QAM and transmission power 17 dBm.
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of 17 dBm and variant distance between the transmitter and
the receiver. It can be seen from the figure that in addition
to the path loss, the signal gets attenuated (shadowed) at
certain distances because of the multipath effect.
5. Conclusion
This paper presents a method for estimating the wireless
channel for OFDM system. A measurement system based
on off-line measurement has been used for testing the
OFDM signal. This system has been used to characterize
the multipath channel and test the transmission, reception
and channel estimation of the OFDM-based WLAN system.
A method of joint channel and frequency offset estimation
based on the signal preamble and Wiener filtering has been
implemented. The measured results show that, combining
the Wiener filtering and the autocorrelation can compen-
sate for ICI and the phase rotations caused by frequency
offsets and multipath effect.
Appendix
Calculating R and P
Assuming that H, S, and V are uncorrelated and making
use of Eq. (4), the element (k,k′) of R can be written as
Rk,k′ = E{Y (k)Y (k′)∗}
= E
{(N−1
∑
m=0
Hm,kS(m)
)( N−1
∑
m′=0
H∗m′,k′S(m
′
)
∗
)}
+E{V(k)V (k′)∗} . (21)
From Eq. (21), R can be separated into two parts, the pure
correlation matrix and the noise
R= R′ + σ2v I , (22)
where σ2v is the noise variance, which is the first statistical
parameter that needs to be estimated at the receiver. Also
the element k′ of Pm,k is calculated as
Pk
′
m,k = E{Y (k′)H∗m,k}
= E
{ N−1
∑
m′=0
Hm′,k′H∗m,kS(m′)
}
+E{V(k′)H∗m,k} . (23)
Assuming a wide sense stationary uncorrelated scattering
(WSSUS) channel model, R′k,k′ and P
k′
m,k can be given by
the following equations [22]:
R′k,k′ = σ
2
s ∑
m/∈Sp
L−1
∑
l=0
∫
∞
−∞
Φl,v(k−m,k′−m)dv
+ ∑
m,m′∈Sp
S(m)S∗(m′)
L−1
∑
l=0
e−j2pi(m−m
′
)∆ f τl
∫
∞
−∞
Φl,v(k−m′,k′−m′)dv ; (24)
Pk
′
m,k = ∑
m′∈Sp
S(m′)
L−1
∑
l=0
e−j2pi(m−m
′
)∆ f τl
∫
∞
−∞
Φl,v(k′−m′,k−m)dv , (25)
where
Φl,v(a,b) = sinc(vTs −a) sinc(vTs −b)Dl(v) ,
where sinc(·) is the sinc function and Dl(v) is the Doppler
spectrum for each tap. This term can be ignored in the case
of time-invariant channels.
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Channel Identification
Using Chaos for an Uplink/Downlink
Multicarrier Code Division Multiple
Access System
Miloud Frikel, Said Safi, Boubekeur Targui, and Mohammed M’Saad
Abstract—A scheme of chaotic spreading sequence for multi-
carrier code division multiple access system (MC-CDMA) is
proposed to estimate the transmission channel. This system
spreads spectrum and identifies the channel, simultaneously.
The proposed scheme uses a chaotic sequence generated by
a logistic map as a training signal and estimate channel pa-
rameters according to dynamics of the chaotic sequence. En-
coding data by chaotic sequences is first built and then the
orthogonal codes are used to spread the encrypted data for
multiusers scheme. At the reception, first the channel pa-
rameters are identified using a training chaotic sequence in
order to equalize the received data, and then the encrypted
information is decoded for the desired user. The studies re-
veal that the proposed system (chaos plus orthogonal codes)
significantly outperforms the Walsh-Hadamard code spread-
ing in MC-CDMA system. The performance of the system
is considered in the multiuser case by means of simulation.
The simulation result shows that the proposed chaotic code
spreading approach for channel identification achieves signifi-
cant improvement in the channel identification, comparing to
using others training sequence or the least square method.
Keywords—channel identification, chaos code, equalization,
MC-CDMA system.
1. Introduction
The chaotic signals have some properties such as broad-
band, orthogonality and complexity aspects, which moti-
vate researches in the area of communication and signal
processing to investigate if chaos based communication of-
fers advantages over classical communication systems in
the last years.
Potential applications of chaos resulting directly from those
aspects are spread-spectrum, multiuser communication, and
cryptography [1]–[4]. In chaotic communications, a chaotic
sequence is transmitted through the transmission chan-
nel [5]. If the channel is not ideal, which is often the
case in practice, the transmitted signal is corrupted before
it reaches the receiver. Hence, channel equalization is re-
quired to reduce the bit error rate of the receiver as small
as possible.
In many practical cases, channel parameters are unknown.
Hence, channel equalization must be performed from the
corrupted signal alone, and this is called the blind channel
equalization [6], [7]. In classical communication systems,
most of the channel equalization algorithms are based on
the statistical properties of the transmitted signal [8]. How-
ever, since a chaotic sequence is a deterministic signal,
the statistics-based equalization techniques will not achieve
optimum estimation accuracy for chaotic communication
systems because they do not take into account the inher-
ent properties specific to a chaotic signal. Various chaotic
blind identification and equalization techniques based on
different properties of the transmitted chaotic signal have
been developed recently [9].
The multicarrier code division multiple access (MC-
CDMA) system is based on the combination of code di-
vision multiple access (CDMA) and orthogonal frequency
division multiplexing (OFDM) [10]–[13] which is poten-
tially robust to channel frequency selectivity. Furthermore,
it has good spectral efficiency, multiple access capability
and it’s easy to be implemented with fast Fourier trans-
form (FFT). For the scheme based on a combination of
CDMA and multicarrier technique spreads the original
data stream over different subcarriers using a spreading
code in the frequency domain [14]. Indeed, in the past
decade, there is growing need for technological innova-
tions to satisfy the increase demand for personal wireless
radio communications. This technology must be able to
allow users to efficiency share common resources, whether
it involves the frequency spectrum and computational load.
That is why the MC-CDMA [14], the one of represen-
tative of the multicarrier techniques, has been considered
as a promising system for the next generation of wireless
communication. One large advantage of this technology is
its robustness in case of multi-path propagation, and it’s
capable to combat frequency selective fading, flexible to
generate different data rates and provides bandwidth ef-
ficiency [12].
Multicarrier systems are very sensitive to synchronization
errors such as carrier frequency offset and phase noise.
Synchronization errors cause loss of orthogonality among
subcarriers and considerably degrade the performance es-
pecially when large number of subcarriers presents. There
have been many approaches on synchronization algorithms
in literature [15]–[17]. MC-CDMA designed for multiusers
using the same channel, so the problem of channel identifi-
cation appears, in this paper we propose to encode chaoti-
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cally data before its spreading in order to use this sequence
for system identification.
2. Time and Frequency Domain
MC-CDMA System Description
In order to transmit data of a large number of users, the
frequency band should be, optimally, used. The objective
is to transmit, in simultaneous over the same channel the
maximum of information, so the use of multiplexing. In-
deed, in CDMA [15], the users have access, in the same
time, to the totality of the frequency band, in the receiver, to
distinguish between them, we use a different codes affected
for each user. That was possible thanks to the technique
of spectral spreading, in condition that the emitted signals
by different users have some proprieties allowing them to
separate.
In opposition of the other techniques of multi-access such
frequency division multiple access (FDMA) and time di-
vision multiple access (TDMA), where the capacity of the
number of users is limited by the frequency and time re-
sources, respectively, the number of users in CDMA is fixed
by the proprieties of used spreading codes [18]. That is
why the CDMA is an alternative to the others multiplex-
ing techniques to increase the re-use frequency factor and
eventually the spectral efficiency of communication sys-
tems. A different approach to further increase the system
capacity without allocating additional frequency spectrum
is the use of code multiplexing.
The MC-CDMA modulator spreads the data of each user in
frequency domain (we consider a binary phase shift keying
(BPSK) data), the complex symbol g j of each user j is,
firstly, multiplied by each chips c j,k of spreading code SC j,
and then applied to the modulator of multicarriers. Each
subcarrier transmits an element of information multiplied
by a code chip of that subcarrier.
We consider, for example, the case where the length Lc of
spreading code is equal to the number N of subcarriers.
The optimum space between two adjacent subcarriers is
equal to inverse of duration Tc of chip of spreading code in
order to guarantee the orthogonality between subcarriers.
The MC-CDMA signal is given by
s(t) =
N−1
∑
k=0
akcm,ke
2ipi fkt
, (1)
where m is the user number.
Fig. 1. Chaotic MC-CDMA transmitter. Explanation: S/P –
serial/parallel.
We consider the channel invariant in time and characterized
by P paths of magnitudes βp and phase θp. The impulse
response is given by
h(τ) =
P−1
∑
p=0
βpeiθpδ (τ − τp) .
The relationship between the emitted signal s(t) and the
received signal r(t) is given by
r(t) = h(t)∗ s(t)+ n(t) ,
where ∗ is the convolution product and n(t) is the additive
white Gaussian noise (AWGN):
r(t) =
+∞∫
−∞
P−1
∑
p=0
akβpeiθpδ (τ − τp)s(t− τ)dτ + n(t)
=
P−1
∑
p=0
akβpeiθps(t− τ)+ n(t) , (2)
where P is the number of paths.
The transmitter of the MC-CDMA scheme using both time
domain and frequency domain is shown in Fig. 1.
The discrete chaotic sequence is: χ = [a0, a1, ..., aN−1],
where N is the chaotic sequence duration.
Fig. 2. Binary phase shift keying data (a), spreaded by the
Walsh-Hadamard code (b), and by the chaotic code (c).
In Fig. 2, we represent an example of BPSK data spread
by the Walsh-Hadamard code and by the chaotic code.
In the following equation we represent an example of the
Walsh-Hadamard code C (e.g., for four users):
C =


1 1 1 1
1 -1 1 -1
1 1 -1 -1
1 -1 -1 1

 .
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In a system of M users the emitted signal through a channel
is given by
s(t) =
M−1
∑
m=0
N−1
∑
k=0
am[k]cm,ke2ipi fkt . (3)
The received signal after passing through the channel is:
r(t) =
M−1
∑
m=0
P−1
∑
p=0
N−1
∑
k=0
am[k]βpeiθ gm,kcm,ke2ipi( f0+k/Ts)
×δ (t− τp)+ n(t) . (4)
At the reception, we demodulate the signal according to
N subcarriers, and then we multiply the received sequence
by the code of the desired user (Fig. 3). Equalization is,
then, applied to estimate the frame gm,k.
Fig. 3. Chaotic MC-CDMA receiver.
When there are M active users, the received signal is:
r(t) =
M−1
∑
m=0
N−1
∑
k=0
hm,kcm[k]am[k]cos(2pi fct
+2pik F
Tb
t + θm,k)+ n(t) , (5)
where the effects of the channel have been included in hm,k
and θm,k, n(t) is AWGN with a one-sided power spectral
density of N0.
We assume that m = 0 corresponds to the desired sig-
nal. With this model, there are N matched filters with one
matched filter for each subcarrier. The output of each fil-
ter contributes one component to the decision variable, ϑ0.
Each matched filter consists of an oscillator with a fre-
quency corresponding to the frequency of the particular
BPSK modulated subcarrier that is of interest and an inte-
grator. In addition, a phase offset equal to the phase dis-
tortion introduced by the channel, θm,k, is included in the
oscillator to synchronize the receiver to the desired signal
in time.
To extract the desired signal’s component, the orthogonal-
ity of the codes is used. For the kth subcarrier of the
desired signal, the corresponding chip, c0[k], from the de-
sired user’s code is multiplied with it to undo the code. If
the signal is undistorted by the channel, the interference
terms will cancel out in the decision variable due to the
orthogonality of the codes. As the channel will distort the
subcarrier components, equalization gain, g0,k, may be in-
cluded for each matched filter branch of the receiver.
Applying the receiver model to the received signal given
in Eq. (4) yields the following decision variable for the kth
data symbol assuming the users are synchronized in time:
ϑ0 =
M−1
∑
m=0
N−1
∑
k=0
hm,kcm[k]am[k]
2
Tb
(k+1)Tb∫
kTb
cos
(
2pi fct + 2pik FTb t
+θm,k
)
cos
(
2pi fct + 2pik FTb t + θ̂0,k
)
dt + η , (6)
where θ̂0,k denotes the receiver’s estimation of the phase at
the kth subcarrier of the desired signal and the correspond-
ing AWGN term, η is given as
η =
N−1
∑
k=0
(k+1)Tb∫
kTb
n(t)
2
Tb
cos(2pi fct + 2pik FTb t + θ̂0,k)dt . (7)
Assuming perfect phase correction, θ̂0,k = θ0,k, the decision
variable reduces to
ϑ0 = a0[k]
N−1
∑
k=0
h0,k
+
M−1
∑
m=0
N−1
∑
k=0
am[k]cm[k]c0[k]hm,k cos(θ̂m,k)+ η , (8)
where θ̂m,k = θ0,k−θm,k. If θ0,k and θm,k are i.i.d. uniform
r.v.’s on the interval [0,2pi ], then θ̂m,k is also uniformly
distributed on the interval [0,2pi ]. Note that the decision
variable consists of three terms.
The first term corresponds to the desired signal’s compo-
nent, the second corresponds to the interference and the
last corresponds to a noise term:
ϑ0 = ξin f + βint + η , (9)
where ξin f and βint are the terms of information and inter-
ferences, respectively, defined by
ξin f = a0[k]
N−1
∑
i=0
h0,k, (10)
βint =
M−1
∑
m=0
N−1
∑
k=0
am[k]cm[k]c0[k]hm,k cos(θ̂m,k),
η =
N−1
∑
k=0
(k+1)Tb∫
kTb
n(t)
2
Tb
cos(2pi fct + 2pi i FTb t + θ̂0,k)dt .
The noise can be approximated by a zero-mean Gaussian
random variable with the following variance:
σ2η = N
N0
Tb
E[g20,k] . (11)
3. Chaotic Codes
Chaos based communication systems qualify as broadband
systems in which the natural spectrum of the information
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signal is spread over a very large bandwidth [19]. This
class of systems is called spread spectrum communication
systems since they make use of a much higher bandwidth
than that of the data bandwidth to transmit the information.
Nowadays, pseudo-noise sequences such as Gold sequences
and Walsh-Hadamard sequences are so far the most popular
spreading sequences and have good correlation properties,
limited security and can be reconstructed by linear regres-
sion attack for their short linear complexity [20]. A chaotic
sequence generator can visit an infinite number of states in
a deterministic manner and therefore produce a sequence
which never repeats itself [4].
There is the flexibility in choosing the spreading gain as the
sequences can be truncated to any length. The search for
the best set of codes contributing reduced multiple access
interference (MAI) is still one of the severe requirements
of future MC-CDMA systems.
This chaotic spreading code is used before the use of an
orthogonal code for multiuser transmission. These chaotic
and Walsh-Hadamard codes have produced good result in
utility and reducing MAI [21].
A single system described by its discrete chaotic map
can generate a very large number of distinct chaotic se-
Fig. 4. The logistic map for (a) µ = 3.86 and x0 = 0.15, and
(b) µ = 3.96 and x0 = 0.15.
quences, each sequence being uniquely specified by its ini-
tial value [22]. This dependency on the initial state and the
nonlinear characteristic of the discrete map make the MC-
CDMA system highly secure. A chaotic map is a dynamic
discrete-time continuous-value equation that describes the
relation between the present and next value of chaotic sys-
tem. Let xn+1 and Xn be successive iterations of the out-
put x and M is the forward transformation mapping func-
tion. The general form of multidimensional chaotic map
is xn+1 = M(xn,xn−1, ...,xn−m). A simple logistic map is
given in the following equation:
xn+1 = µ(1− xn)xn (12)
and 1 ≤ µ ≤ 4, where µ is the bifurcation parameter and
the system exhibits a great variety of dynamics depending
on the value of µ (3.6≤ µ ≤ 6).
In Fig. 4 we represent logistic map for different constant
number µ .
Using logistic map the chaotic spreading sequences for the
BPSK system is generated. After assigning different ini-
tial condition to each user, the chaotic map is started with
the initial condition of the intended receiver and iterated
repeatedly to generate multiple codes.
4. Channel Identification Using Chaos
The goal of the equalization techniques is to reduce the ef-
fect of the fading and the interference while not enhancing
the effect of the noise on the decision of what data symbol
was transmitted. Whenever there is a diversity scheme in-
volved, it may involve receiving multiple copies of a signal
from time, frequency or antenna diversity, the field of clas-
sical diversity theory can be applied. These equalization
techniques may be desirable for their simplicity as they in-
volve simple multiplications with each copy of the signal.
However, they may not be optimal in a channel with inter-
ference in the sense of minimizing the error under some
criterion.
Before the equalization, the receiver estimates the chan-
nel parameters using a chaotic sequence χ of length N as
a training sequence, we assume that the channel is invariant
during a time Tp.
The information term is then given by
h = χ−1r(t). (13)
To simplify the formulation, we consider one user in this
system, instead of hm,k we use hk, the same with the equal-
izer parameters gm,k; so h = {h0,h1;h2; · · · ;hN−1}T and r(t)
is the received data from the chaotic sequence transmitted.
We suppose that the receiver knows the transmitted chaotic
sequence χ by the transmitter based on the model of logistic
map Eq. (12). It is shown, from Eq. (13), that the channel
parameters can be easily estimated. So the equalization
term using equal gain combining (EGC) is given by
gk =
h∗k
| hk |2
.
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The information is then equalized, from Eq. (10) we have:
ξin f = am
N−1
∑
k=0
hkgk. (14)
This technique does not attempt to equalize the effect of
the channel distortion in any way. This technique may be
desirable for its simplicity as the receiver does not require
the estimation of the channel’s transfer function. Using this
scheme, the decision variable of Eq. (9) is given as
ϑ0 = ξ egcin f + β egcint + ηegc (15)
with ξ egcin f = am and β egcint =
M−1
∑
m=1
am[k]cm[k]c0[k]cos(θ̂m,k),
where the noise can be approximated by a zero-mean Gaus-
sian random with a variance of: σ2η = N
N0
Tb
.
5. Theoretical Analysis
5.1. Uplink Transmission
We analyze bit error rate (BER) of the proposed chaotic
MC-CDMA system. We have calculated the theoretical
BER for the classical equalizer EGC.
Below, some of the theoretical performance results obtained
are given:
σ2β int = (M−1)Pm (variance of interferences)
and
σ2η = N
N0
Tb
(variance of noise).
We have the general form of BER [14] :
BER =
1
2
erfc


0.5(
N−1
∑
k=0
hkgk)2
σ2β int + σ2η


1/2
. (16)
In the case of EGC we have :
BER =
1
2
erfc


1
2(
N−1
∑
k=0
hk)2
(M−1)Pm + N N0Tb


1/2
. (17)
The objective is to find an approximation of h =
N−1
∑
k=0
hk.
In the limiting case of a large number of subcarriers,(N−1∑
k=0
hk
)
can be approximated by the law of large num-
ber (LLN) to be the constant NE[hk]. The advantage of
using the LLN is that it requires low computational com-
plexity. Using the LLN simplifies the expression for the
probability of error to [14]:
N is large =⇒ γ0 =
N−1
∑
k=0
hk ≃ NE[hk],
BER =
1
2
erfc
(
1
2 N
2 E2[hk]Tb
(M−1)PmTb + NN N0
)1/2
,
BER =
1
2
erfc
( pi
4 N SNR
(M−1)SNR + N
)1/2
, (18)
where N is the number of subcarriers and M is the number
of users.
5.2. Downlink Transmission
Transmissions in the downlink, i.e., the transmission from
the base station to the terminals through the same channel.
In this section, we’ll use the notation of Eq. (8), and we
assume perfect phase correction for interference. The gen-
eralized decision variable given in Eq. (8), simplifies to
ϑ0 = a0[k]
N−1
∑
k=0
hkgk +
M−1
∑
m=0
N−1
∑
k=0
am[k]cm[k]c0[k]hkgk + η .
The used codes are orthogonal and the product, ck,ick, j is,
then, equal to 1 with the probability 1/2 and −1 with the
same probability for i 6= j:
ϑ0 = a0[i]
N−1
∑
k=0
hkgk
+
M−1
∑
m=0
am[k]
(
N/2−1
∑
k=0
hkgk−
N/2−1
∑
k=0
hkgk
)
+ η . (19)
6. Performance Analysis
In this section, the approximations for the BER using the
LLN is evaluated numerically. Using the expressions for
the BER obtained for uplink transmissions in a Rayleigh
fading channel, the average BER versus the number of
co-channel interferers with a spreading factor N = 128 is
shown in Fig. 5. To calculate the BER, it is assumed that
the local-mean power of each interferer is equal to the local-
mean power of the desired signal. The signal-to-noise ratio
(SNR), which is assumed to be 10 dB, is defined as
SNR = p0Tb
N0
,
where p0 is the power of each user supposed equal for all
users.
From Fig. 5, we remark that we have, approximately, the
same BER results if we use both codes such as: orthogonal
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Fig. 5. Simulated BER of equalizers for chaotic MC-CDMA
system.
code and chaotic code, comparing to the results obtained
if we use only the orthogonal code. This result is very
interesting because the use of the chaotic code allows first
channel identification and this transmission is more secure
than the classical MC-CDMA as combine both the Walsh-
Hadamard and the chaotic codes.
7. Conclusion
Channel identification of a digital modulation technique
MC-CDMA was proposed. This technique is based on the
use of the chaotic sequence as a pilot frame. In fact, the
chaotic code given by a nonlinear system (in this paper we
have used the logistic map but other chaotic’s systems could
be used such He´non map, Róssler map, Lyapunov fractal,
Horseshoe map, . . . ) is known by the transmitter and the
receiver. These codes are very sensitive to the initial con-
ditions, so security depends on difficulty in finding these
parameters.
The EGC equalization technique was used after the chan-
nel identification to correct the channel’s distortion. The
performance of this technique, gauged by the average bit
error rate, was analytically and numerically evaluated. It
is demonstrated that the performance of MC-CDMA sys-
tem employing chaotic binary sequences can be superior to
that for conventional codes in terms of bit error prob-
abilities.
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Paper Mobile Telematic Applications
Based on Object Positioning
Kornel B. Wydro
Abstract—Global positioning systems makes possible to build
a new telematic systems, enabling various applications and
services in many branches of economy. A special area of such
applications are various transport and transport related tasks.
Among them, of a high importance are applications applied
to mobile objects, for example, to all kinds of vehicles, called
mobile telematic services. The paper presents features of such
a services, with a special emphasis of the services being fore-
seen in Galileo satellite positioning system. Even conditions
concerning such a service constructions are discussed, having
in mind mainly necessity of complementary communications
between a positioned object and related surrounding, includ-
ing co-users of the movement area infrastructure as well as
broader environment.
Keywords—Galileo, GPS, intelligent transport, telematics.
1. Introduction
The positioning systems, enabling object geographical
positioning or localization, ﬁnd – especially relatively to
vehicles – more and more broad applications and use for,
among others, their common and cost-free accessibility and
also for progressive drop of equipment prices. But beside
of popular among drivers global positioning system (GPS)
navigation services, there is possibility to apply the po-
sitioning services to other needs, for example, to support
some automatic control solutions, mainly related to the pro-
duction processes with moving bigger physical elements
in more broad spaces, e.g., mobile robots. Obviously, in
such a case requirements imposed on positioning accuracy,
reliability and accessibility are to be much more stronger
as in nonprofessional form of GPS navigation. Yet here,
for more concrete illustration of the possibilities, the
problem will be discussed mainly in relation to transport
applications.
Positioning systems are mostly satellite supported ones, but
in last time are even developed on the basis of the mobile
telecommunications networks, mainly cellular ones. But is
to be pointed, that satellite systems are build intentionally
as positioning systems, while cellular systems oﬀer such
a possibilities thanks for their immanent manner of termi-
nals connecting to the transmission network through the
changed base stations during the move of the terminal.
A most important and known satellite systems are the global
positioning system build by US mainly for military applica-
tions, but with reduced precision available for global civil
usage, and Russian system called in Rusian “globalnaja
nawigacjonnaja satielitarnaja sistiema” (GLONASS).
In the professional (precise) service option GPS allows
to locate objects with accuracy of ca. 3 m, in standard
one – from 100 to 50 m, dependently on local circum-
stances. The GLONASS in standard service option allows
to locate horizontally with precision to 60 m, and verti-
cally – to 75 m.
Portable cellular terminals in some favourable conditions,
even are to be localized with accuracy of few meters, but
as it is not intentional function of their applications and
networks, possibility of use and reliability of such a po-
sitioning is strongly limited, therefore cannot be used as
a basis for building some service systems. It comes from
fact that positioning in such a case needs in principle the
overlay signal ﬁelds from more than one base station, what
in normal circumstances occurs not so often. Even for in-
creasing such a possibility, should base stations emission
be stronger, what is rather unfavourable for natural aims of
the mobile network.
Having in mind not a satisfying actually possibilities, con-
ditions and circumstances of GPS services use as well as
expectations for more advanced services, EU during last
years undertaken building an own, more modern position-
ing system named Galileo [1]. The system will oﬀer to all
the interested stakeholders positioning services with a high
guaranteed reliability. It will create proﬁtable circum-
stances for improved activities of the persons, enterprises
and administration entities related to various processes
with mobility factor and position detection for all the ob-
jects – if provided with proper receiver – in their interest
area.
2. Basic Galileo Services
Following categories of services are foreseen in Galileo
system [2]:
• Open services (OS), enabling unconstrained free ac-
cess to signals combination delivering object geo-
graphic position and time data.
• Safety of life services (SoL), being improved version
of open services enabling warnings to users coming
nearer to some serious danger places or situations.
• Commercial services (CS), providing accessibility
to two additional signals allowing higher transmis-
sion capacity and better positioning accuracy with
guaranteed quality and also additional transmission
band for information broadcasting from centres to
users (500 bit/s).
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• Public regulated services (PRS), giving positioning
and time signals for users requiring continuous ser-
vices with controlled access. Here two adequately
coded navigation signals will be delivered.
• Search and rescue services (SAR), delivering broad-
casted in global scale alert signals coming from sys-
tems detecting catastrophic situations and supporting
systems of search and rescue COSPAS-SARSAT.
More detailed expected technical characteristics of the basic
Galileo services are presented in Table 1.
Table 1
Some technical parameters of Galileo positioning
services [3]
Parameters OS SoL CS PRS
Accuracy H:15 m – – –
OFR V:35 m – – –
Accuracy H:4 m H:4 m 0.1−10 m H:6.5 m
TFR V:8 m V:8 m V:12 m
Timing
accuracy 30 ns 100 ns
Integrity No Yes Yes Yes
Alert limit – 12−20 m 2−45 m 3−15 m
Time –
to alert – 6 s 1−10 s 1−6 s
Certiﬁcation No Yes Possible Yes
Serv. guarant. No Yes Possible Possible
Explanations: OFR – one frequency receiver,
TFR – two frequency receiver.
It has to be added, that some more precise services (for
the positioning with accuracy better than 4 m) are to be
achieved with help of local augmentation signals1.
The accessibility of the all the Galileo signals are esti-
mated in the level of 99.5–99.8%, accuracy – as 95%
and risk of credibility (for SoL and PRS) in the range
of 3.5 · 10−7/150 s. Such values of parameters are to be
achieved thanks for applied broader transmission bands en-
abling higher accuracy and stronger signals as it is in GPS
or GLONASS. In result, it will make possible to use satel-
lite navigation even in buildings and tunnels.
Deﬁned above the “pure” Galileo services can be improved
by its combination with other ground located completing
technical means, enabling design and implementation of the
more advanced or specially proﬁled applications. In such
cases particularly important is proper and extended use of
the local electronic communication means, ensuring infor-
mation transmission between localized object(s) and sur-
rounding elements or entities, being in the area of interest
of singular user, pair communicating one to other or mul-
tilateral communication. Obviously, in such cases systems
1 Generic Galileo signals will be transmitted in radio-navigation satel-
lite service (RNSS) band, i.e., 1.164 – 1.215 GHz (signals E5a i E5b),
1.260 – 1.300 GHz (E6) and 1.559 – 1.592 GHz (E2-L1-E1). It is possi-
ble even usage of C band (5 GHz).
of mobile communication will play an especially important
role. Altogether, it shows that Galileo positioning system
can be advantageous even in constructions of, e.g., control
systems for various production and building processes2. It
seems to be particularly applicable to big, geographically
wide control systems with moving elements, like, e.g., ﬂoat-
ing car data collection systems (FCD) or automatic farming
operations (precision or “intelligent” farming, i.e., targeted
crop and fertilizer dosing).
In this context is to be pointed, that from the service sys-
tems using localization data point of view, a very impor-
tant ground element of the Galileo system is mission con-
trol system (MCS). There will be a network of 20 MCS
stations whose will execute tasks of maintenance of basic
services provided by Galileo, monitoring of the systems op-
eration, analyzing signals emitted by system’s satellites and
spreaded transmitted data. In MCS, beside of blocks such
as orbit synchronization and processing facility (OSPF),
integrity processing facilities (IPF), satellite control facil-
ity (SCF) and message generation facility (MGF) in which
will be created navigation telegrams, will be installed very
important for building service systems blocks of precision
timing facilities (PFT) and services product facility (SPF).
3. Foreseen Applications of the Galileo
System
The constructors of the Galileo system expects, that on the
basis of its services will be created numerous telematic ser-
vice systems and applications which, from one side, gener-
ally will contribute to economic development of particular
countries, to building of the new places of labour, to extend
technical development and from other allow to implement
solutions and applications which will enable at least partial
revenue of the investments on system’s building. Those ex-
pectations are more precisely speciﬁed in form of the main
areas of Galileo service applications, as listed below [3].
• Location – positioning services with high reliabil-
ity and precision for individual persons and various
objects as well mobile as motionless.
• Rescue – systems of guidance specially adopted for
ﬁreﬁghters, ambulances, police and other, ensuring
faster rescue actions. One expects to achieve a higher
eﬃciency of those actions, more secure transport,
lessening of accidents leading to the disabilities or
fatalities.
• Guidance – guidance assistance for the impaired,
mainly blind.
• Entrepreneurs support – aid to all the economies
branches, like agriculture, forest and water economies
as, i.e., ﬁshing, assistance in natural resources
prospecting and exploitation.
2 Obviously, rather as PRS and CS services.
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• Management support – assistance for actions in
favour of environment protection, atmosphere moni-
toring, wild animals monitoring. Also assistance for
such activities as public transport.
• Study and research support – research of natural
environment, seismic and volcanoes activity. Provid-
ing exact time signals for telecommunications, energy
transmission, banking and other.
An important part of the Galileo system will be the ac-
companying special user segments. Their task is deﬁned
as positioning system’s exploitation as a basis for creation
various forms of original Galileo services usage. Keeping
in the mind that a main area of the expected services is seen
transport branch, where positioning – combined with use of
the proper geographic information systems (GIS) – stands
for one of the most important elements which enables im-
proving realization of the various ventures undertaken in
this ﬁeld, below are given some related comments, bring-
ing closer arising problems.
To main domains having advantage of satellite positioning
systems, essential in the surface transport as well as in
aerial and water ones, belongs:
– monitoring of the transport entities, especially carry-
ing passengers or hazardous materials;
– management and control of the vehicles and espe-
cially streams of those;
– supporting individual drivers of transport means;
– expanding security level in all the transport modes,
especially in catastrophic or breakdowns cases.
A monitoring tasks are in this case of crucial importance,
as those should allow collecting all the necessary infor-
mation on systems and surrounding states and circum-
stances [4]. In order of providing an eﬃcient tools in
monitoring area for realization above listed tasks, it’s nec-
essary to undertake building and development of intelligent
monitoring systems which will be equipped with proper al-
gorithms for identiﬁcation of – ﬁrst of all – breakdown
situations and will enable, for potential operators or other
service teams, unambiguously detect other diﬃcult circum-
stances requiring quick intervention, as well as support de-
cisions making for, e.g., the accidents management.
In the traﬃc streams management and control, occurs
a need of introduction of new solutions making use of the
Galileo system’s services. Those should be constructed
with possibility of unaided deﬁning the optimal procedures
of management of traﬃc parameters and, by the remote
control means, reducing jams and congestions. Is to be un-
derlined, that it may eﬀectively increase transport eﬃciency
by reduction of losses arising from, e.g., stoppages and in
this way contribute to economic advantages.
Very important possibilities are oﬀered by new methods of
drivers support with positioning data. As a driver (or vehi-
cle) can be equipped with digital maps, data basis describ-
ing elements of the environment and algorithms enabling
delivering to drivers or operators only those information,
which are directly related to driving action just in given cir-
cumstances, eﬃciency and ﬁrst of all – safety and security
can be evidently improved. Such systems, completed with
decision support computer aids algorithms and equipped
with trajectories and routs optimization procedures for par-
ticular vehicles, considering at the same other traﬃc partic-
ipants as well as actual circumstances and situations, will
allow exchange among infrastructure’s users the properly
tailored information about actual traﬃc conditions.
What concerns more precisely the area of security, it can
be pointed that Galileo constructors expects creation of en-
hanced systems, which thanks for precise and reliable posi-
tioning data, will enable quick realization of rescue actions,
better their integration and coordination, preventing spread-
ing of the catastrophes and reducing their results as well
as enhancing of crisis management methods. Taking that
into account, even important is a possibility of upgrading
of existing accident’s monitoring systems, aimed on stimu-
lation or forcing of the regulations obeying and protection
against various accidents and even a terrorist actions.
Other special areas of Galileo services usage are seen as
follows:
• Management of energy transmission, where precise
time tokens received from Galileo will enable current
ﬂows optimization and fast restoring of network after
breakdowns.
• Finances, banking and insurances. In those areas the
time tokens will enable integrity, authentication and
safety of electronic transactions. Even continuous
monitoring of the valuable or danger cargos during
their transport, standard installations of suitable sys-
tems in cars enabling continuous monitoring, will be
a crucial subsystems applied by insurance companies.
• Personal navigation. One estimates that it will be
a domain with most broad spectrum of applications:
starting from guidance support in unknown terrain
and delivering actual information about it, by surveil-
lance on disabled persons, children or workers of
public services, especially during circumstances of
danger, up to additional support for broadly under-
stood recreation.
• Search and rescue. Receivers and transmitters detect-
ing and passing on their position thanks to Galileo,
will enable fast location of missing planes, vessels,
vehicles and persons.
• Management in crisis situations like ﬂoods, earth-
quakes, forest ﬁres. Management from command
centres will be much easier thanks information re-
ceived and transmitted through Galileo system.
• Crude and gas mining, environment management,
agriculture and ﬁshing – are other possible areas,
where new possibilities and beneﬁts are expected,
when will be supported by Galileo services.
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Listed above areas of the Galileo generic services usage
suggests also a broad posibilities of applications in auto-
matically working systems, yet under guarantees of high
quality, reliability and continuos accessibility to the signals
transmitted by Galileo, and consideration of the accuracy
limitations.
As an example here can be called on a problem of au-
tonomous navigation of a team of cooperating agents. The
main objective in such case is the validation of localization,
map building and motion planning algorithms allowing to
construct a map of the surrounding environment and ﬁgure
out the trajectory that each agent should follow in order to
accomplish the desired tasks. To do it proper algorithms
have to process the information provided by the various
sensory system of each agent, e.g., range and bearing mea-
surements coming from positioning satellite system, sonars,
rangeﬁnders, stereo cams, etc., consisting of relative abso-
lute measurements related to static landmarks. Moreover,
suitable dynamic models, accounting for the motion of each
moving object, have to be considered.
4. Conditions for Building Systems
Based on Galileo Services
As the Galileo signals have to be utilized for construction of
the various services for transport and other applications for
control of object movement, it is valuable to analyze con-
ditions necessary for it, which have to be fulﬁlled. Those
are of various kinds, mainly of technical, organizational and
legal type [5]. All the kinds of conditions are of high mean-
ing as the constructed applications can inﬂuence security
of many peoples and valuable goods as it is in commonly
used great transport system. A short discussion of those
conditions is done below.
4.1. Technical Conditions
Making use of the geographical location data in the man-
ner more complex than only informing driver about his
position, is conditioned by accessibility to technical means
enabling communication with environment being in his in-
terest, especially situated on the co-used infrastructure and
proper equipment belonging to it (e.g., signs systems). The
thing is mainly concerning the auxiliary electronic com-
munication equipment, ﬁrst of all the mobile ones, making
possible connections controlled by driver, as well as in au-
tomatic way. General structure of a system of communica-
tion between driver/vehicle and environment, ﬁrstly road-
side equipment and mobile services providers, is shown
in Fig. 1. Obviously, the proper related communication
equipment is, or has to be, installed on and around the
movement infrastructure.
The position and time data coming from satellite sys-
tem are relayed to driver and to car-boarded automatic
or/and “hand” controlled telematic call system to trigger
of a proper mobile services. Those position and time pa-
Fig. 1. Ground local communication means for positioned object.
rameters are to be identiﬁed – as foreseen by Galileo con-
structors – by range of various receivers suitable for various
groups of mobile services recipients, dependently of their
demands and used applications. There broad variety of re-
ceivers are planned to be build for more common use, but
also a specialized receivers are foreseen for special user’s
segment.
The call signals will be relayed with the help of the mo-
bile communication means to the communication network
existing in surrounding. The Galileo signals receivers, as
well as equipment for service’s and other calls, like cellu-
lar terminals, in near future most probably will constitute
standard on-board equipment.
The calls from moving object or vehicles are mostly send
to the service providers and fulﬁlled by them with feed-
back information to caller in the form of a announcement
or as activation signals to infrastructure’s (road) informa-
tion system. Obviously announcements for drivers should
be preferably acoustic, but has to be even optic, as it has
to reach the driver (or driving system) with highest prob-
ability. Anyway, operations on the communication means
by a driver should in the minimal manner be fulﬁlled man-
ually. Furthermore, all the cooperating systems have to be
of high reliability ones.
In the area of dynamic development of the electronic com-
munication systems an advice deﬁning some speciﬁc kind
of communication means are not proper (except their tech-
nical parameters, reliability and, may be prices). But of
great importance is assuring of the information exchange
in agreed formats, securing mutual articulated communica-
tion between all the system’s elements. As a good basis
for implementation of such communication manner can be
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seen open communication interface for road traﬃc control
systems (OCIT)3 structure [6].
Other important technical factor enabling eﬀective usage
of the possibilities given by Galileo services is to have
proper data basis systems and its contents. To data basis
contents have to be included all the digitalized information
collected and provided for users with special regard to ser-
vices for moving objects. There will be digital maps, data
basis with informations concerning the infrastructure and
surrounding description and so on. Beside data describing
some durable, constant elements, there is very important to
have information on elements and occurrences of the ran-
dom, not planned situations. Detecting and communicating
in proper manner such an incidents makes real diﬃculty
from the technical and formal point of view (e.g., problem
of credibility).
As main elements of the information system can be recog-
nized digital maps, geographic information systems, sup-
porting metering and sensing equipment and information
centres (all using an electronic communication network).
Digital maps. Various digital maps stands for the basic
graphic description of the geographic location of the mov-
ing object and it’s movement trajectory. As the map data
are recorded in digital form, there is possibility to use those
data not only to demonstrate area being in interest of driv-
ing entity, but also make some additional operations, like
situation analysis, e.g., how is far to some deﬁned point.
There are distinguished raster maps and vector maps. The
raster ones have advantage of possibility to be operated
by commonly accessible software, what enables making
some actualizations and corrections. The vector maps how-
ever ones enables scalability without degradation of picture
quality. The raster maps use to be completed width vec-
tor layer, what may help for example to ﬁnd streets. Also
are used a “scanned” maps, especially when some speciﬁc
elements of the area is to be demonstrated.
Geographic information systems. Beside typical carto-
graphic data included in digital maps, an important source
of basic information for driving processes are various geo-
graphic information systems, based on data bases or ware-
houses describing some terrain objects, which content is
combined with digital maps. Is to be emphasized that
usually those data are describing mainly durable objects,
mostly infrastructural ones. For this reason it is impor-
tant to remember actualize the in cases of reconstructions,
extensions or liquidations of infrastructural elements.
Metering, sensing and controlling equipment. For the
enabling collection of the information necessary for driv-
ing operations and controlling devices (e.g., road signs),
the moving infrastructure have to be equipped with proper
set of detecting, metering and sensing elements relaying
data to the interested entities, as well as movement regulat-
ing means [4]. Taking the road traﬃc management as an
good illustrating example can be pointed that all the tra-
3 The standard is actually developed mostly by German-language coun-
tries: Germany, Switzerland and Austria.
ditional systems are to be used as interacting with driver,
but not automatic driving means. So it is necessary to add
some completing equipment to enable fulﬁlling contempo-
rary needs [7].
Actually, as the moving object sensors are applied:
– magnetic loops,
– pneumatic sensors,
– piezoelectric cables,
– video cameras,
– radars,
– infrared and other passive sensors,
– active radio- and landmarks,
– FCD networks basing on GSM/GPS technologies.
It is to underline, that for traﬃc measurements and iden-
tiﬁcations of the vehicles and drivers are more and more
applied systems with image analysis coupled with the radars
measuring vehicle’s speed. Also some modern thermal
technologies are applied to analysis of the road surface.
However, for the traﬃc control goals are applied so called
variable message signs (VMS).
For cooperation with those elements of the infrastructure
are necessary proper communication methods and means,
mostly of the short range reach (ca. few hundreds me-
ters), but of high reliability and security, as they serves
also for the payments realization. As such a means com-
Table 2
Some technical parameters of communication systems
used in transport telematics
Communication
Range Bandwidth
system
DSRC 0.5−1 km 6−27 Mbit/s
GSM ca. 35 km 9.6−57.6 kbit/s
GSM/GPRS ca. 35 km 53.6 − 171.2 kbit/s
GSM/EDGE ca. 35 km 296 kbit/s
GSM/HSDPA ca. 35 km 1.8 Mbit/s
max. 7.2 Mbit/s
GSM-R ca. 35 km 2×4 MHz
3G (UMTS) ca. 1 km 384−2 000 kbit/s m
WiMAX 10 km ok. 2 Mbit/s
(IEEE 802.16) max. 75 Mbit/s
Wi-Fi 50 m 10 kbit/s
(IEEE 802.11) max. few hundr. m max. 108 Mbit/s
TETRA ca. 10 km speech 2.4−7.2 kbit/s
from BS data 9.6−28.8 kbit/s
PSTN/xDSL few km 784−2 300 kbit/s
DECT 250 m 9.6−57.6 kbit/s
Bluetooth up to 10 m to 1 Mbit/s
IrDA (infrared) few hundr. m 1−500 Mbit/s
max. few km
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monly are used systems known as (radio frequency iden-
tiﬁcation – RFID, especially in dedicated short range
communication – DSRC) technology or infrared links.
Some approximated technical characteristics of communi-
cation systems used in transport telematics are presented
in Table 2.
From other side, moving objects have to be equipped with
relevant on-board communications means (in some cases
even with automatically acting ones), constructed with
a special consideration of a man-machine interactions rules.
It is observed that temporary the on-board equipment is
ﬁtted to encompass needs arising from possibility of the
realization of mainly following services:
– route selection and guidance,
– prevention against side and back-front collisions,
– signalization of the vehicle malfunctioning,
– automatic accident signalization,
– forcing the driving rules obeying,
– anti-thief protections,
– travellers comfort enhancement.
Many of such a solutions starts to be a standard or optional
equipment of contemporary new, mass-produced cars.
Centers of temporary information. Obviously all the
informatic structure supporting telematic systems and ser-
vices, has some centres in which information is collected,
analized, ﬁltered and from which is distributed [8]. But of
special attentions, as it was said earlier, are those, which op-
erates on information regarding temporary, incidental and
random situations being of particular meaning for the driv-
ing systems, especially automatic ones. By temporary sit-
uations are here understood such ones being planned for
deﬁned place, time and scope with some properly com-
municated prejudice (e.g., road works). As incidental or
random ones have to be counted like as accidents, weather
conditions changing and so on. Named two kinds of non-
durable situations calls for special centres of collecting data,
as information coming from high variety of sources needs
careful analysis regarding credibility, integrity and value
and special methods of diﬀusion. Obviously such a infor-
mation is extremely valid for objects narrowing the places
of incidents, but worthless for all others (except of those
making statistical analysis)4.
4.2. Organizational Questions
Beside technical ones, there are numerous constrains of the
organizational nature concerning building methods of the
considered service systems, their technical basis, operation
4 In this respect interesting seems to be usage of the geotagging tech-
nique, i.e., possibility of adding on the cameras picture data describing
geographical coordinates of the place in which the picture was made, as
well as precise time.
and management, and among those, even legislative [9].
The main areas whose need extended feasibility studies and
agreed implementations are:
• Financing of the building of mobile service’s systems
as ventures serving to broad public use at limited
payments or fully free.
• Need of integration and agreement of system’s build-
ing, development and management processes with the
competitive infrastructure owners, operators and ad-
ministrators.
• Ownership and owners rights to the systems and data
collected and conitions of use of it.
• Arrangements on the cooperation between build sys-
tems and public services of rescue, security and as-
sistance.
• Constrains coming from actual law regulations con-
cerning the infrastuctures and traﬃc, as for today not
suﬃciently considering technical development and
possibilities [10].
Financing problems are probably the crucial factors very
diﬃcult to solve. By virtue of necessity to possess highly
specialized design and building potential, an administra-
tion of the infrastructure will be forced to realize discussed
solutions and management of them by the outsourcing
methods. This calls to take into particular consideration
question of ﬁnance sources, as prvate enterpreneurs will
be not intending to invest some meaninful sums on invest-
ments at which they have consciousness that the return time
can be especially long and recovering of dues may be com-
plicated.
Other diﬃculties may arise in the area of law, mainly re-
lated to responsibility. It is obvious, that in the transport
processes may occure also serious damages and fatalities.
As the advanced telematic technologies can inﬂuence on
the behaviour of ifrastructure users – mainly very numer-
ous and psychologically an phisically diﬀerentiated users –
the the serious question is the possibility of recognize how
far the personal responsibility is constrained by evevtual
failure of telematic system as well as it concern accidents,
as obligatory payments (electronic fee collection).
5. Final Remarks
Fulﬁlling all the expectations concerned with design, con-
struction and exploitation of the new solutions using Galileo
original system services should be a real interest of each
individual or institutional user as well as of all – especially
European countries – as the system is build with ﬁnanc-
ing in great part from EU budget [11], [12]. In other side
is to be considered, that all the phases of Galileo imple-
mentation – design, building, operation, enhancement and
exploitation can bring real advantages a stimulating impacts
on the economic and social processes in all the countries.
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So contribution of particular countries and institutions in
the area of ﬁnancing, science works and entrepreneurship
should be an interest of their own. But it has to be executed
with deep knowlege concerning all the possible constrains
and threats.
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Abstract—Recent development in optical networking employ-
ing wavelength division multiplexing (WDM) fulfills the high
bandwidth demand applications. Failure of such networks,
leads to enormous data and revenue loss. Protection is one
of the key techniques, which is used in designing survivable
WDM networks. In this paper we compare dedicated and
shared protection strategies employed in WDMmesh networks
to protect optical networks failure, particularly fiber failure.
Dijkstra’s shortest path algorithm is considered for carrying
out simulations. The paper compares the performance of pro-
tection schemes, such as, dedicated path protection (DPP),
shared path protection (SPP) and shared link protection (SLP)
schemes. Capacity utilization, switching time and blocking
probability are the parameters considered to measure the per-
formance of the protection schemes. Simulation results show
that, SPP is more efficient in terms of capacity utilization over
DPP and SLP schemes, whereas, SLP offered better switch-
ing time than both DPP and SPP schemes. The average call
drop rate is minimum for shared path protection scheme and
maximum for shared link protection scheme.
Keywords—blocking probability, protection, survivability, switch-
ing time, WDM networks.
1. Introduction
Wavelength division multiplexing (WDM) technology al-
lows transmitting number of non-overlapping wavelength
bands in optical networks hence, provides enormous ca-
pacities in the networks. It also provides a common in-
frastructure over which a range of services can be deliv-
ered. In a WDM network a lightpath is established between
the source and destination for a point-to-point connection.
Extremely high bandwidth (nearly 50 (Tbit/s)) offered by
WDM optical network, where failure of fiber link would
lead to a failure of several lightpaths traversing the link.
Such failure leads to large data and revenue loss. Surviv-
ability is defined as, the ability of the network to con-
tinue to provide service in the event of failure. The light-
path traverse on different links maintains same wavelength
throughout the entire path for an end-to-end communica-
tion in the absence of wavelength converter. This is known
as wavelength continuity constraint. Two lightpaths shar-
ing the same fiber link can not have same wavelength. In
a network with set of demands between the node pair, de-
termine a route and assign a wavelength for the demand
is said to be routing and wavelength assignment (RWA)
problem [1]–[3].
A lightpath is routed through many nodes in the network
between the source and destination. There are many ele-
ments (node, link, and active components) along the path,
upon failure leading to data loss. To ensure network sur-
vivability, protection schemes are being widely adopted.
Protection schemes are implemented by providing some
redundant capacity within the network. Upon link failure
traffic is rerouted around the failed link by using this re-
dundant capacity. On the other hand, restorations schemes
involve dynamically discover the backup route and avail-
able wavelength channels to restore the traffic. Protection
schemes usually implemented in a distributed fashion with-
out using centralized control in the network, to ensure fast
restoration. Most cases, protection schemes are studied
under single link failure event, which means, the failed
link will be repaired before another failure occurred. The
maximum restoration time is 60 ms, for synchronous op-
tical network/synchronous digital hierarchy (SONET/SDH)
networks [1]. Protection schemes may be categorized as
dedicated or shared based. In dedicated based protection
(1 : 1) scheme, a path disjoint wavelength channel is re-
served for each lightpath which is not shared by any other
backup lightpaths. On the other hand, in shared based pro-
tection (1 : n) scheme, a path disjoint wavelength channel
is also reserved for each lightpath. However, the backup
paths may be shared among different wavelength channels.
As a result, backup channels are multiplexed among them-
selves; thereby offer better capacity efficiency over dedi-
cated protection schemes. The details of protection strate-
gies are explained in Section 2 by taking a simple example
network.
Wavelength division multiplexing mesh networks with
scheduled lightpath demand [4] is reported, where the con-
nection setup and teardown times are known in advance
also the demands between a node pair are known. The
author proposed conventional integer linear programming
(ILP) formulations for dedicated and shared scheduled pro-
tection without wavelength converter in the network. The
study report minimum capacity utilization for fixed de-
mand and maximize the number of demands for a fixed
available capacity, while providing 100% protection for ac-
cepted connections. In [5], a RWA scheme is proposed for
lightpath restoration in WDM networks, where an active
multi-backup paths method is used. The author derives
successive backup lightpaths up to the last node along the
primary path until an available backup lightpath is found.
The work has been carried out without wavelength con-
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verter in the network. The algorithm is based on the it-
erative Dijkstra’s algorithm to find a backup path for the
failed primary path. Source and destination pair (s,d) as
well as the cost matrix of the network were considered as
inputs to the routing algorithm. Dedicated and shared re-
source allocation strategies [6] for survivability have been
presented which reserve the resources for the primary and
backup lightpaths. The author compare simulation results
for different networks to evaluate the performance, which
shows, shared resources strategy performs better than ded-
icated resources strategy in terms of blocking probability,
because it utilizes the resources more efficiently.
A mixed-integer linear program (MILP) formulation for
dynamic lightpath allocation for survivable WDM net-
works [7], is proposed by taking dedicated and shared
path protection schemes. Multiple levels of services have
been investigated and optimal solution is reported. Another
approach called multi-commodity flow problem is widely
accepted to tackle issues in WDM networks. A multi-
commodity flow problem is presented [8] to address the is-
sues of survivable network in terms of capacity allocation.
The author considered different versions of node-arc and
arc-path model to allocate working and spare capacity. Tak-
ing unequal arc-capacity in both the direction of the fiber
links, ILP formulations is presented for capacity allocation.
Our work resemble with [9], where, ILP based survivable
algorithms are investigated for WDM mesh networks. This
study focus on protection and restoration schemes to calcu-
late capacity utilization and switching time for survivable
schemes such as, dedicated path, shared path, and shared
link protection. Restorable network design with static traf-
fic demand is reported in [10]–[12], while, the performance
of survivable algorithms with dynamic traffic is mentioned
in [2], [3], [13], [14]. A review on WDM optical mesh
networks is presented in [15].
Pre-configured cycle (p-cycle) is a recently proposed trans-
port networks survivability scheme [16]–[19] combining
the speed of ring networks with the capacity efficiency
of mesh networks. Pre-configured cycles are ring-like
pre-configured structures used to protect WDM networks
against fiber failure. This protects on-cycle spans (spans
that are part of the p-cycle, e.g., link B-E in Fig. 1) as
well as straddling spans (spans whose end-nodes are both
on the p-cycle, but that are not part of the primary paths,
e.g., link B-F). Pre-configured cycle, a technique for span
protection are preplanned and fully pre-connected closed
loop structures of spare capacity, hence, real-time switching
actions are required only at the two end nodes of the failed
span to protect both on-cycle and straddling failures. There-
fore switching time is quite less compared to path based
and link based protection techniques. Since p-cycles are
pre-planed structures consequently this scheme consumes
more capacity/wavelengths compared to shared path pro-
tection [8]. Because p-cycles are formed only in the spare
capacity, routing of primary paths is not affected. Also,
it have been proposed to provide dual or multiple failure
networks survivability [20] with re-configurable or shared
p-cycles.
Fig. 1. Different p-cycles formed in the network.
The rest of the paper is organized as follows. Section 2
presents the simulation approach. Section 3 includes results
and discussion. Conclusions of the work are presented in
Section 4.
2. Simulation Approach
In this section, we will discuss the details of our pro-
posed simulation environment developed in C language.
We have taken three different protection strategies mainly,
dedicated path protection, shared path protection and
shared link protection schemes. Three different parame-
ters such as, capacity utilization, switching time and block-
ing probability/connection drops are calculated to compare
the performance of the protection strategies. We assume
that, wavelength converters are not present in the net-
works; hence the connection between the source and the
destination is established with a single wavelength link.
Above protection schemes are explained by taking a simple
6-node and 8-links network arbitrarily. Taking simulation
time into account, we have considered four wavelengths in
each fiber to calculate capacity and seven numbers of de-
mands/connections are considered between the node pairs
randomly. Static demands are being considered and con-
nections are exists for infinite duration of time.
2.1. Capacity Utilization
In dedicated path protection we first derive the shortest path
between all node pairs using Dijkstra’s shortest path algo-
rithm. We consider these paths as the primary/working
paths. In a similar fashion backup/spare paths are being
derived. The wavelength assignment is done by checking
the free wavelengths available on all the links in the entire
path. We try to find out the minimum value of sum of
working and spare capacity for all the links. For example,
suppose there are two connections A→E and F→C exist.
Then, the primary path would be A→B→E for connection
A→E with wavelength λ1 and the backup path is A→F→E
with wavelength λ1. For connection F→C the primary path
is F→B→C with wavelength λ1 and the backup path is
F→E→C with wavelength λ2 is reserved in this scheme.
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Hence, in this scheme a total of 8 wavelength links is uti-
lized both for primary and the backup lightpath. We derive
all the possible combinations of link disjoint backup light-
paths during the simulations.
Where as, in shared path protection scheme the backup
resource is not reserved. Backup resources such as, paths
as well as wavelengths are shared for different connections.
For example, suppose for the above two connections A→E
as A→B→E with wavelength λ1 and F→C as F→B→C
with wavelength λ2 as the primary paths may be considered.
Both the backup paths A→F→E for A→E and F→E→C
for B→D may use the wavelength λ1. Even if both the
backup path utilize wavelength λ1 for the link F→E, under
single fiber failure assumption, both the primary paths can
not fails simultaneously. So a total of 7 wavelength links
are utilized both for primary and the backup lightpaths for
guaranteed service.
Link protection can be categorized as dedicated and shared.
It is observed that, dedicated link protection consumes more
capacity. In shared link protection we derive backup path
for every links used for primary paths. From the example
Fig. 2. Example network.
network (Fig. 2) for the connection A→E, the primary path
would be A→B→E with wavelength λ1. The backup path
A→F→B→E for the failure of link A→B with wavelength
λ1 and A→B→F→E for the failure of the link B→E with
wavelength λ2 may be considered. Where as, for the con-
nection F→C, the primary path would be F→B→C with
wavelength λ2. The backup path F→E→B→C for the fail-
ure of link F→B with wavelength λ2 and F→B→E→C for
the failure of the link B→C with wavelength λ1 may be
utilized for definite protection. Hence, a total of 13 wave-
length links are utilized both for primary and the backup
lightpaths. Though, the shared link protection scheme con-
sumes more wavelength links compared to shared path and
dedicated path protection, but it’s switching time is less
than path protection schemes.
Some of the notations we have adopted in our algorithm
while performing simulations and these are given below.
• Minimize (w j +s j), where w j and s j denotes working
and spare capacity on link j.
w j +s j ≥W , where W represents the total number of
wavelengths available on link j.
• γs,dp,wp = 1 if the connection between the source s and
the destination d used by the primary path p utilizes
wavelength wp; else zero.
• αs,dp,b,wb = 1 if the backup path b is used to protect the
primary path p with wavelength wb for the connection
between the source s and the destination d; else zero.
• δ s,dp,b,wb = 1 if the shared backup path b is used to
protect the primary path p with wavelength wb for
the connection between the source s and the destina-
tion d; else zero.
• m
ls,ld
wb = 1 if the backup route passes through
link(ls, ld) utilizes wavelength wb; else zero.
• wp,wb are used for wavelength for primary path and
backup paths, respectively.
• ls, ld are the link source and link destination, respec-
tively.
Algorithm 1 describes the basic steps involves for simu-
lating different protection schemes to calculate minimum
capacity utilization.
Algorithm 1: Protection schemes
Step 1: run Dijkstra algorithm for all node pair
Step 2: get connection demand matrix
Step 3: assign p, b, wp, wb for all connection
Step 4: is w j + s j ≤W for all links NO go to Step 8
Step 5: for all W , for all links
check for λ continuity NO go to Step 8
Step 6: better than the previous record NO go to Step 8
Step 7: over write the previous record
Step 8: is more iteration available YES go to Step 3
Step 9: print results
Algorithm 2 and 3 describes the wavelength assignment af-
ter routing process is completed. The fundamental assump-
tion for the wavelength assignment is that, two lightpaths
must not have same wavelengths.
Algorithm 2: λ continuity for dedicated path protec-
tion scheme
for all Links do
for all W do
for all node pair do
{
for all route in routeSet and Link in route
Sum γs,dp,wp = X
}
{
for all backup route in routeSet and Link in route
Sum αs,dp,b,wb = Y
}
X +Y ≤ 1
end
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Algorithm 3: λ continuity for shared path and shared
link protection scheme
for all Links do
for all W do
{
for all node pair, demand > 0 do
for all route in routeSet and Link in route
Sum γs,dp,wp = X
}
X + mls,ldwb ≤ 1
end
2.2. Protection Switching Time
Switching time [1], [9] is the time taken from the instant
a link fails to the instant the backup path of the connection
is activated. In this section, we will describe the protec-
tion switching time for the different protection techniques.
Assuming a link failure may be detected by the network
nodes adjacent to the failed link. All network nodes par-
ticipate in a distributed protocol outlined below to perform
protection switching. Standard data has been taken from
the literatures for calculation of switching time. We run
the simulation and failed the link randomly, the average
switching time calculated given below.
Let:
• tp – the message-processing time at any node is con-
sidered as 10 µs.
• td – the propagation delay on each link is 400 µs.
• tOXC – optical cross connect (OXC) configuration
time is 10 µs.
• t f – the time to detect a link failure is 10 µs.
• n – number of hops from the failed link source to the
source node of the connection is 2.
• m – in path (link) protection, is equal to the num-
ber of hops in the backup route from the source
(link-source) node to the destination (link-destination)
node is 10.
2.2.1. Dedicated Path Protection
The end nodes (link-source, link-destination) of the failed
link detect a failure. End nodes then send a link-fail mes-
sage to the source and the destination nodes. Source node
sends a connection setup message to the destination node
along the backup path (which is predefined at the time of
connection setup).The destination node, upon receiving the
message, sends an acknowledgment (ACK) message back to
the source node. This completes the protection-switching
procedure and backup path is restored for the dedicated path
protection. Communication continue through the backup
path and the total switching time may be written as
ttotal = t f + ntd +(n + 1)tp + 2mtd + 2(m+ 1)tp . (1)
2.2.2. Shared Path Protection
In shared path protection backup paths are multiplexed with
the available wavelengths. The end nodes of the failed link
detect a failure. End nodes then send a link-fail message
to the source and the destination nodes. Source node sends
a connection setup message to the destination node along
the backup path (which is predefined at the time of connec-
tion setup). OXCs are being configured at each intermediate
node along the backup path. The destination node, upon
receiving the message, sends an ACK message back to the
source node. Which completes the protection-switching
procedure for shared path protection and path is being re-
stored for the shared path protection. The total switching
time may be written as
ttotal = t f + ntd +(n + 1)tp +(m+ 1)tOXC
+2mtd + 2(m+ 1)tp . (2)
2.2.3. Shared Link Protection
The end nodes of the failed link detect a failure. The link-
source of the failed link sends a connection setup mes-
sage to the link destination along the shortest backup route
(which is determined in advance at the time of connection
setup). OXCs are being configured at each intermediate
node along the backup path around the failed link. The
link destination, upon receiving the setup message, sends
an ACK message back to the link source. This completes
the protection-switching steps for the shared link protection
and communication continue through the backup path and
the total switching time may be written as
ttotal = t f +(m+ 1)tOXC + 2(m+ 1)tp + 2mtd . (3)
2.3. Blocking Probability
Blocking probability (BP)/connection dropped, is one pa-
rameter out of the many parameters which provides the
performance of the survivable WDM networks. Request
acceptance rate is the ratio of the number of connection
requests accepted out of the total number of connection re-
quests made. Where as, blocking probability is the ratio
of the number of connections rejected to the total number
of connection requests made. If M is the total number of
connections, then blocking probability may be written as
BP =
no. of re j. connection
M
=
M−no. of acc. connection
M
.
We adopt a simple method to calculate the blocking proba-
bility in our model. Keeping the demand fixed, we calculate
the number of possible connection by taking a fixed num-
ber of wavelengths on a given link. The number of call
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dropped can be calculated. We increase the link capacities
up to 7 number of wavelength on each fiber and present the
result for the networks shown.
3. Results and Discussion
The simulation is performed with randomly taking seven
numbers of connections, between the node pair. Protec-
tion schemes are implemented in random fiber failure.
The simulation is carried out in Windows P-IV PC with
512 Mbit RAM. We have taken 4 wavelengths in each fiber
for capacity utilization.
Table 1
Spare/protection wavelength required for the networks
for different protection schemes for a demand of 7
Network
Dedicated path Shared path Shared link
protection protection protection
NSF Net 41 36 76
India Net 42 37 57
US Net 32 29 36
From Table 1 it is observed that shared path protection con-
sumes minimum number of wavelengths, where as, shared
link protection requires maximum number of wavelengths
for assured protection.
Tables 2–4 present blocking probability/call drops for dif-
ferent networks by taking fixed number of wavelengths and
Fig. 3. NSF Net (14 nodes, 22 links).
Table 2
Number of connection blocked taking different protection
strategies for demand of 10 for NSF Net (Fig. 3)
Wave- Dedicated path Shared path Shared link
lengths protection protection protection
1 9 8 9
2 7 5 8
3 5 3 5
4 3 0 4
5 0 0 2
6 0 0 0
7 0 0 0
connections. Taking simulation time into account we could
increase number of connections (10) and higher number
of wavelengths (7) in each fiber. From the below given
tables we observe that, number of connection drop is max-
imum for shared link protection and minimum for shared
path protection techniques. As we increase the number of
wavelengths the call drop should decrease in a continuous
fashion, which doesn’t reflect from the tables. This hap-
pened as we are taking less number of connections during
our simulations.
Fig. 4. India Net (20 nodes, 33 links).
Table 3
Number of connection blocked taking different protection
strategies for demand of 10 for India Net (Fig. 4)
Wave- Dedicated path Shared path Shared link
lengths protection protection protection
1 9 8 8
2 6 3 8
3 5 0 7
4 1 0 5
5 0 0 4
6 0 0 1
7 0 0 0
The average switching time is calculated and shown in
Table 5. From the above results, as a network designer,
we may provide different protection techniques as per the
customer’s requirement. For example, to generate max-
imum revenue we may employ shared path protection
scheme by utilizing minimum number of wavelengths for
a fixed demands. Where as, from quality of service point of
view, where protection switching time is the parameter as
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a priority, we may consider shared link protection scheme,
while providing a definite protection.
Fig. 5. US Net (24 nodes, 43 links).
Table 4
Number of connection blocked taking different protection
strategies for demand of 10 for US Net (Fig. 5)
Wave- Dedicated path Shared path Shared link
lengths protection protection protection
1 9 9 9
2 8 8 8
3 7 0 3
4 0 0 2
5 0 0 2
6 0 0 0
7 0 0 0
Table 5
Average protection switching time for different protection
strategies in milliseconds for the networks
Network
Dedicated path Shared path Shared link
protection protection protection
NSF Net 4.96 5.02 3.36
India Net 9.06 9.17 3.36
US Net 3.73 3.78 1.7
4. Conclusions
Survivability is an essential and challenging issue in
high speed networks. In this paper we examined differ-
ent protection schemes such as dedicated path, shared path
and shared link protection to manage WDM optical net-
work failure. In particular, we examine capacity utiliza-
tion, blocking probability and protection switching time
for dedicated path, shared path and shared link protection
strategies for WDM mesh networks. The chosen perfor-
mance parameters such as wavelength consumption, block-
ing probability and switching are the measures of the
quality of service. This shows the network performances
under failure scenario without modifying the existing
architecture.
The results show out of these three protection schemes,
spare capacity utilization is minimum for shared path pro-
tection, where as it is maximum for shared link protec-
tion compared to dedicated path protection scheme. On
the other hand, protection switching time is minimum for
shared link protection scheme and it is maximum for shared
path protection scheme. The average blocking probability
or the call drop rate is minimum for shared path protec-
tion scheme and it is maximum for shared link protection
scheme. Though p-cycle offers better protection switch-
ing time compared to shared path protection scheme but its
wavelength consumption is worse. Moreover, further inves-
tigations are in progress to develop efficient algorithms to
minimize network capacity utilization as well as switching
time and blocking probability, for survivable WDM mesh
networks.
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Paper Optimization of the Multi-Threaded
Interval Algorithm for the Pareto-Set
Computation
Bartłomiej J. Kubica and Adam Woźniak
Abstract—Previous investigations of the authors surveyed the
possibility of applying interval methods to seek the Pareto-
front of a multicriterial nonlinear problem. An eﬃcient algo-
rithm has been proposed and its implementation in a multi-
core environment has been done and tested. This paper has
two goals. First one is to tune the developed algorithm to in-
crease the speedup of the multi-threaded variant. The second
one is to extend the algorithm to compute not only the Pareto-
front (in the criteria space), but also the Pareto-set (in the
decision space). Numerical results for suitable test problems
are presented.
Keywords—interval computations, multicriterial analysis, multi-
threaded programming, Pareto set, POSIX threads, shared-
memory parallelization.
1. Introduction
It is well known that interval methods can be used as a pre-
cise and robust tool to solve nonlinear problems of various
types (see, e.g., [1]), in particular multicriterial optimiza-
tion problems (see, e.g., [2]–[4]). A multicriterial optimiza-
tion problem is commonly encountered in practical appli-
cations (e.g., [5]–[7]). It is a problem of the following
form:
min
x
qk(x) k = 1, . . . ,N , (1)
s.t.
g j(x)≤ 0 j = 1, . . . ,m ,
xi ∈ [xi,xi] i = 1, . . . ,n ,
where decision variable x = (x1, . . . ,xn)
T
∈ R
n. In the se-
quel we shall denote the set of points satisfying the above
conditions as X (the set of feasible points). Precisely, we
seek the Pareto-set and Pareto-front of the above problem,
i.e., the set of all non-dominated points x∈X and the image
of such set.
In this paper we recall a previously developed algorithm [4]
and its parallelization using the Pthreads library [8]. Than,
we try to optimize the parallel version to obtain high per-
formance.
2. Basics of Interval Computations
Now, we shall deﬁne some basic notions of intervals and
their arithmetic. We follow a widely acknowledged stan-
dards (cf., e.g., [1], [9], [10]).
We deﬁne the (closed) interval [x,x] as a set {x ∈ R | x ≤
x≤ x}. We denote all intervals by brackets; open ones will
be denoted as ]x,x[ and partially open as: [x,x[, ]x,x]. (We
prefer this notation to using the parenthesis that are used
also to denote sequences, vectors, etc.)
Following [11], we use boldface lowercase letters to denote
interval variables, e.g., x, y, z, and IR denotes the set of
all real intervals.
We design arithmetic operations on intervals so that the fol-
lowing condition was fulﬁlled: if we have ⊙∈ {+,−, ·,/},
a ∈ a, b ∈ b, then a⊙ b ∈ a⊙b. The actual formulae for
arithmetic operations (see, e.g., [1], [9], [10]) are as fol-
lows:
[a,a]+ [b,b] = [a+ b,a + b] ,
[a,a]− [b,b] = [a−b,a−b] ,
[a,a] · [b,b] = [min(ab,ab,ab,ab),max(ab,ab,ab,ab)] ,
[a,a] / [b,b] = [a,a] ·
[
1/b,1/b
]
, 0 /∈ [b,b] .
Links between real and interval functions are set by the
notion of an inclusion function (see, e.g., [1]); also called
an interval extension (e.g., [10]).
Deﬁnition 1: A function f : IR→ IR is an inclusion func-
tion of f : R→R, if for every interval x within the domain
of f the following condition is satisﬁed:
{ f (x) | x ∈ x} ⊆ f(x) . (2)
The deﬁnition is analogous for functions f : Rn → Rm.
When computing interval operations, we can round the
lower bound downward and the upper bound upward. This
will result in an interval that will be a bit overestimated,
but will be guaranteed to contain the true result of the
real-number operation.
The quality of an interval approximation is often measured
by the width of an interval, widx = x− x.
3. The Algorithm to Approximate
the Pareto-Set
In [4] an algorithm to seek the Pareto-front has been pro-
posed. It subdivides the criteria space in a branch-and-
bound (b&b) manner and inverts each of the obtained sets
using a variant of the SIVIA procedure (i.e., set inver-
sion via interval analysis, see [12]). Some additional tools
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(like the componentwise Newton operator) are applied to
speedup the computations.
The algorithm is expressed by the following pseudocode.
Algorithm 1: Pseudocode of the algorithm
compute_Pareto-front (q(·), x(0), εy, εx)
// q(·) is the interval extension of the function
// q(·) = (q1, . . . ,qN)(·)
// L is the list of quadruples (y,Lin,Lbound,Lunchecked)
y(0) = q(x(0));
L =
{(
y(0), {}, {}, {x(0)}
)}
;
while (there is a quadruple in L, for which widy ≥ εy)
take this quadruple (y,Lin,Lbound,Lunchecked)
from L;
bisect y to y(1) and y(2);
for i = 1,2
apply SIVIA with accuracy εx
to quadruple (y(i),Lin,Lbound,Lunchecked);
if (the resulting quadruple has a nonempty
interior, i.e., Lin 6= /0)
delete quadruples that are dominated by y(i);
end if
insert the quadruple to the end of L;
end for
end while
end compute_Pareto-front
Please note that it is suﬃcient to break the SIVIA procedure
after ﬁnding an interior subbox. This leads to two variants
of our algorithm, as described in [4]: “breaking SIVIA”
and “non-breaking SIVIA”.
Also, It should be noted that, while the “non-breaking
SIVIA” variant computes both the Pareto-front and Pareto-
set, the “breaking” one leaves several boxes (from the deci-
sion space) unchecked. To compute the Pareto-set we have
to add a “ﬁnishing” procedure, described later in the paper.
4. A Multi-Threaded Variant
Threads are a most commonly used tool to parallelize com-
putations in a shared-memory environment. In opposite
to “heavy” processes threads run in a common address
space – they can share some of the variables and data struc-
tures (and obviously have private ones, too).
In our implementation the list L from the algorithm is
shared and each thread has an instance of the main while
loop.
Obviously, operations of fetching a quadruple from L, in-
serting a quadruple to L and deleting dominated quadruples
have to be synchronized. A single mutex (mutual exclusion
lock) associated with the list is proper here.
A bit more complicated issues are related to checking if all
boxes have already been investigated or not – each thread
has to check not only if the list is empty, but also if other
threads have ﬁnished computations or not. A conditional
variable is used there.
We deﬁne a table finish_thread[] of booleans – each
thread has a corresponding element, but the array is shared
by all threads. Obviously there is a mutex (as always with
the conditional variable) to synchronize operations on the
array. Initially each element of the array is set to zero
(i.e., “do not ﬁnish”).
When a thread realizes that the queue of quadruples
is empty, it sets its ﬂag to true and checks if other
threads did. If so, it resumes all the threads, using
pthread_cond_broadcast() (so that they could termi-
nate) and ﬁnishes the work. Otherwise it suspends the
execution, using pthread_cond_wait().
On the other hand when a thread adds a new quadruple to
the queue, its pthread_cond_signal()signals it to one
of the waiting threads.
And when a thread wakes up, it checks all ﬂags in
finish_thread[] once more and either terminates or re-
sets its own ﬂag and continues work.
5. Changes to the Algorithm
5.1. How to Increase the Efficiency of the Parallel
Algorithm?
There are two major problems that decrease performance
of the parallel algorithm:
– threads have to wait for each other when manipulat-
ing shared resources (in our case – the list of quadru-
ples);
– the parallelism causes that quadruples that in the se-
rial variant would be deleted in initial iterations are
unnecessarily processed by other threads.
To minimize the inﬂuence of the ﬁrst problem we have to
make all operations that have to be synchronized as quick as
possible. In our case the list of quadruples is implemented
as a unidirectional linked list with a shortcut to the last
element. Consequently, insertion of an element at the end
is quick. On the other hand retrieving the box for which
widy ≥ εy requires a linear search of the list.
A simple improvement (similar to the one used in interval
unicriterial global optimization algorithms; see, e.g., [10])
is to use two separate lists: the list L of boxes that are still
processed and a new list S of small boxes that are not going
to be bisected anymore.
Now the operation of obtaining the ﬁrst box from L is as
eﬃcient as inserting a box to its end. The only costly op-
eration that remains is the procedure of deleting dominated
boxes, but as the list is now divided in two parts, this pro-
cedure improves, too.
Obviously, the list S must have its own mutex to synchro-
nize operations on it (“insert” and “delete dominated”).
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Still the second of previously mentioned problems remains
an important drawback of the method. Boxes that are cur-
rently processed by one of the threads are not removed
by the “delete dominated” procedure and are going to be
uselessly processed for several iterations.
To deal with this problem we add a third shared resource –
a queue (implemented by a table of length roughly equal
to the number of threads) of criteria vectors used lately
to delete boxes that they dominate. New quadruples to
be processed are compared with the values in the list –
dominated ones are rejected.
Obviously, operations on this queue have to be synchro-
nized, but – as these operations often require reading
only – a readers-writer lock is more suﬃcient than a mutex
there. As each thread reads and writes from it alternat-
ingly (precisely: two reads than one write), no starvation
is possible.
5.2. What to Do with the Lists of Unchecked Boxes?
The procedure to ﬁnish the computation for remaining
quadruples is simple. The ordinary SIVIA procedure can
be used on them; only with the “breaking SIVIA” ﬂag
unset.
What is more interesting is the parallelization of this part
of the program. Two models were used to create threads
for this computation:
– “many ﬁnishing threads” – the main thread iterates
through the list L and creates a speciﬁc thread to
ﬁnish the computations for each of the elements;
– “N ﬁnishing threads” – a given number of threads are
created; they iterate through the list simultaneously
and ﬁnish computations for diﬀerent elements.
Obviously, both variants require proper extensions to the
structure of elements, stored in L:
– in the ﬁrst case we have to add a ﬁeld to store tid of
the ﬁnishing thread;
– in the second case we add to each element a ﬂag
ﬁnished and a mutex to protect it.
6. Numerical Experiments
Results for two test problems are going to be presented.
The ﬁrst one is constrained, but seems to be simple:
min
x1,x2
(
q1(x1,x2) =−(5x1 + 12x2− x21− x22) ,
q2(x1,x2) =−(x1 + x2)
)
, (3)
s.t.
−2x1− x2 + 12≤ 0
−x1 + x2−2≤ 0
4x1−2x2−47≤ 0
x1,x2 ∈ [0,50] .
The second one is taken form [13]. It is a good bench-
mark for multicriterial optimization problems, because min-
imized functions are complicated and its Pareto-front and
Pareto-set are both nonconnected (suitable ﬁgures are pre-
sented in [4]):
min
x1,x2
(
q1(x1,x2) = −
(
3(1− x1)2 exp(−x21− (x2 + 1)2)
−10
(x1
5 − x
3
1− x
5
2
)
exp(−x21− x22)
−3exp(−(x1 + 2)2− x22)
+0.5(2x1 + x2)
)
, (4)
q2(x1,x2) = −
(
3(1 + x2)2 exp(−x22− (1− x1)2)
−10
(
−
x2
5 + x
3
2 + x
5
1
)
exp(−x22− x21)
−3exp(−(2− x2)2− x21)
))
,
x1,x2 ∈ [−3,3] .
Due to the nondeterministic nature of parallel computa-
tions, results for four runs are presented for each of the
multi-threaded variants.
Table 1
Problem (3), N = 1, εy = 10−3, εx = 10−4
Alg. variant Non-breaking Breaking
old T (1) 182 23
new T (1) 181 24
f 18319573 3274377
∇ f 15517892 921836
g 405435 209820
∇g 559212 414915
bis y 159127 47625
bis x 279605 155730
L 91309 27434
Lin 1 486
Lbound 433627 202645
Table 2
Problem (3), N = 2, old, breaking SIVIA, εy = 10−3,
εx = 10−4
No. 1 2 3 4
T (2) 44 48 56 33
f 3274377 3313486 3274502 3274397
∇ f 921838 932688 921960 921842
g 209820 211848 209833 209820
∇g 414915 419485 414972 414915
bis y 47625 48588 47627 47626
bis x 155730 157169 155739 155730
L 27440 27986 27443 27443
Lin 487 488 488 489
Lbound 202689 205345 202718 202714
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The program was implemented in C++, using C-XSC 2.2.1
library [14] for interval computations. The parallelization
was done using POSIX threads [15].
Computations were performed on a machine with Intel
S775 Core 2 Quad Q6600 2.4 GHz processor and 2 GB
RAM, under control of Linux Slackware 12.0 operating
system (with the 2.6.21.5-smp kernel). The GCC compiler
was used in version 4.1.2.
Table 3
Problem (3), N = 4, old, breaking SIVIA, εy = 10−3,
εx = 10−4
No. 1 2 3 4
T (4) 46 68 86 96
f 3706197 3706826 3274545 3275720
∇ f 1037810 1038116 921864 922546
g 231104 231214 209820 209960
∇g 463436 463596 414915 415246
bis y 58882 58880 47629 47636
bis x 170578 170665 155730 155836
L 33728 33722 27447 27444
Lin 491 488 494 487
Lbound 231764 231732 202752 202716
Table 4
Problem (3), N = 2, new, breaking SIVIA, εy = 10−3,
εx = 10−4
No. 1 2 3 4
T (2) 20 21 16 18
T (1)/T (2) 1.20 1.14 1.5 1.33
f 3644854 3624613 3246557 3222754
∇ f 1022666 1021852 917838 912122
g 229376 229735 209855 209144
∇g 456835 456669 412969 410852
bis y 58306 58026 47919 47119
bis x 169214 169555 155630 155270
L 32958 32741 27173 26777
Lin 483 489 477 486
Lbound 225999 223533 199139 197038
Tables 1–11 present a few variants of the algorithm:
– a single-threaded program, using breaking or non-
breaking SIVIA algorithm variants;
– “old” multi-threaded implementations of breaking or
non-breaking SIVIA algorithm variants; they do not
use modiﬁcations presented in this paper;
– “new” multi-threaded implementations of breaking or
non-breaking SIVIA algorithm variants; they use the
modiﬁcations presented in this paper.
The “new” implementations have “ﬁnishing threads” as de-
scribed above; their number may be equal to the number
of threads that execute the b&b method (2 or 4) or there
might be an “indeﬁnite number of ﬁnishing threads”, which
is explicitly marked then.
Table 5
Problem (3), N = 4, new, breaking SIVIA, εy = 10−3,
εx = 10−4
No. 1 2 3 4
T (4) 12 14 12 15
T (1)/T (4) 2.00 1.71 2.00 1.60
f 3222390 3637486 3247590 3616950
∇ f 912900 1022034 919978 1022494
g 209513 229731 210574 230025
∇g 411207 456761 414036 457160
bis y 47053 58121 47830 57734
bis x 155442 169501 156188 169853
L 26544 32640 26943 32428
Lin 490 475 488 484
Lbound 195903 224062 197702 222481
Table 6
Problem (3), N = 4, new, non-breaking SIVIA, εy = 10−3,
εx = 10−4
No. 1 2 3 4
T (4) 273 200 213 202
f 18539981 18445743 18408647 18451755
∇ f 15924704 15814380 15763692 15848002
g 405435 405435 405435 405435
∇g 559212 559212 559212 559212
bis y 157672 157538 157668 157481
bis x 279605 279605 279605 279605
l 89164 89018 89102 88866
Lin 1 1 1 1
Lbound 420030 420318 420451 417555
Please note that diﬀerences between the “old” and “new”
variant of the algorithm rely on synchronization primitives
and data structures management only, so they do not af-
fect the number of criterion functions evaluations, gradients
evaluations, etc. Only times of computation diﬀer as it can
be seen in Tables 1 and 7.
Notation for Tables 1–11 is as follows:
• T (N) – computation time in seconds (for N threads),
• f – number of criterion evaluations,
• ∇ f – number of criterion gradient evaluations,
• g – number of constraints evaluations,
• ∇g – number of constraints gradients evaluations,
• bis y – number of bisections in the criteria space,
• bis x – number of bisections in the decision space,
• L – number of resulting quadruples,
• Lin – number of resulting interior boxes,
• Lbound – number of resulting boundary boxes.
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In captions of the tables we write:
• test problem number;
• “old” – for the algorithm described in [8] or “new”
– for the modiﬁed method, presented here;
• “N = . . .” for the number of threads, adding “indeﬁ-
nite” if the number of ﬁnishing threads was such;
• “breaking SIVIA” or “non-breaking SIVIA”;
• accuracies: εy and εx.
For Tables 2, 3 and 6 a slowdown was obtained instead of
a speedup, so we do not compute any speedup T (1)/T (N)
for them.
Table 7
Problem (4), N = 1, old, εy = 0.2, εx = 10−3
Alg. variant Non-breaking Breaking
old T (1) 941 254
new T (1) 942 251
f 18591128 5786259
∇ f 15089688 3358486
bis y 441 440
bis x 1689116 819561
L 174 173
Lin 284989 301741
Lbound 424703 398416
Table 8
Problem (4), N = 4, indeﬁnite, new, breaking SIVIA,
εy = 0.2, εx = 10−3
No. 1 2 3 4
T (4) 129 125 126 146
T (1)/T (4) 1.95 2.01 1.99 1.92
f 6070586 5914523 5912838 6834256
∇ f 3527204 3434490 3431324 3957086
bis y 451 462 448 480
bis x 860940 837719 837227 966762
L 181 178 178 203
Lin 315906 308057 307955 352962
Lbound 418477 406901 407869 476708
Table 9
Problem (4), N = 2, new, breaking SIVIA, εy = 0.2,
εx = 10−3
No. 1 2 3 4
T (2) 130 129 130 131
T (1)/T (2) 1.93 1.95 1.93 1.92
f 5896384 5786532 5834466 5929859
∇ f 3422286 3359012 3386998 3441636
bis y 441 442 441 441
bis x 835183 819592 826520 839983
L 177 173 175 178
Lin 307555 301741 304292 309399
Lbound 406781 398416 402308 409390
Table 10
Problem (4), N = 4, new, non-breaking SIVIA, εy = 0.2,
εx = 10−3
No. 1 2 3 4
T (4) 299 293 275 291
T (1)/T (4) 3.15 3.21 3.42 3.23
f 20239650 20132048 18648308 19925301
∇ f 16244024 16147668 15089772 15997082
bis y 488 494 451 484
bis x 1819498 1807109 1701210 1793874
L 200 201 182 200
Lin 337125 339912 298077 334196
Lbound 500867 507761 446478 498749
Table 11
Problem (4), N = 4, new, breaking SIVIA, εy = 0.2,
εx = 10−3
No. 1 2 3 4
T (4) 68 67 67 66
T (1)/T (4) 3.69 3.75 3.75 3.80
f 6169467 5967139 6055588 5851089
∇ f 3579196 3463062 3510842 3396582
bis y 454 441 452 445
bis x 874123 845219 856911 828741
L 185 180 183 175
Lin 319963 311211 314298 304949
Lbound 427422 411917 418824 403354
7. Results Analysis
As it was stated in [4], our algorithm can compute the
approximation of the whole Pareto-front in nonconnected
case, compared to pointwise approximation with only
15 points, obtained by classical methods (see [13], [16]). It
means that potentialities of the proposed algorithm are in-
teresting and we hope that it can be used to solve practical
problems.
As we can see in Tables 1–3, the old variant of the parallel
algorithm, presented in [4] achieved no speedup for test
problem (3). It is surprising, but apparently, the penalty for
synchronization is too large. Fortunately, due to changes
made to the program a speedup is obtained (Tables 4 and 5).
The “indeﬁnite number of ﬁnishing threads” variant seems
ineﬃcient – on 4 processors its performance was compara-
ble to “N ﬁnishing threads” on 2 processors for problem (4).
Although the operating system managed to schedule the
large number of threads properly, it clearly consumed too
much resources. Clearly, as thread creation and joining is
relatively expensive on today architectures, it seems opti-
mal to have the number of threads (approximately) equal
to the number of processors/cores.
For problem (3) it did not work at all – it required too
much memory for a single process. Please note, also, that
as this variant was easy to implement in Pthreads, it would
be very diﬃcult to implement, e.g., in classical OpenMP
(older than version 3.0) that does not use tasks.
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Changes made to previously created algorithm resulted in
speedup of the parallel implementation. While the older
version achieved no speedup for problem (3), the modiﬁed
did. Anyway, the speedup was not as great as for prob-
lem (4).
It is also worth noting that the “breaking SIVIA” variant of
the algorithm occurred to parallelize better than traditional,
“non-breaking SIVIA” one. If SIVIA is broken after ﬁnding
an interior box, much work is moved from the branch-and-
bound method (which requires relatively much synchroniza-
tion between concurrent threads) to the “ﬁnishing” part of
the algorithm which requires no synchronization and can
even be classiﬁed as “embarrassingly parallel”.
8. Conclusions
Interval methods seem to be well suited to approximate the
Pareto-set of a multicriterial optimization problem. Eﬃ-
cient parallelization, based on POSIX threads, targeted for
a mutli-core environment has been proposed by authors.
Thanks to proper use of several synchronization primitives
and suitable algorithm tuning, the program parallelizes well
on 4 cores, allowing speedup over 3.82 for test problem (4).
Testing the algorithm on higher number of cores will be
subject to our future research.
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